



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                           |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB                                                                                                      |
| Peripherals                | Brown-out Detect/Reset, Cap Sense, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                   |
| Number of I/O              | 109                                                                                                                                                       |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 16K x 8                                                                                                                                                   |
| RAM Size                   | 80K x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                               |
| Data Converters            | A/D 40x12b; D/A 2x12b                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 132-UFBGA                                                                                                                                                 |
| Supplier Device Package    | 132-UFBGA (7x7)                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151qeh6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151qeh6</a> |

|          |                                                                        |           |
|----------|------------------------------------------------------------------------|-----------|
| 3.16     | Timers and watchdogs                                                   | 28        |
| 3.16.1   | General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11) | 28        |
| 3.16.2   | Basic timers (TIM6 and TIM7)                                           | 29        |
| 3.16.3   | SysTick timer                                                          | 29        |
| 3.16.4   | Independent watchdog (IWDG)                                            | 29        |
| 3.16.5   | Window watchdog (WWDG)                                                 | 29        |
| 3.17     | Communication interfaces                                               | 29        |
| 3.17.1   | I <sup>2</sup> C bus                                                   | 29        |
| 3.17.2   | Universal synchronous/asynchronous receiver transmitter (USART)        | 29        |
| 3.17.3   | Serial peripheral interface (SPI)                                      | 30        |
| 3.17.4   | Inter-integrated sound (I2S)                                           | 30        |
| 3.17.5   | Universal serial bus (USB)                                             | 30        |
| 3.18     | CRC (cyclic redundancy check) calculation unit                         | 30        |
| 3.19     | Development support                                                    | 31        |
| 3.19.1   | Serial wire JTAG debug port (SWJ-DP)                                   | 31        |
| 3.19.2   | Embedded Trace Macrocell™                                              | 31        |
| <b>4</b> | <b>Pin descriptions</b>                                                | <b>32</b> |
| <b>5</b> | <b>Memory mapping</b>                                                  | <b>55</b> |
| <b>6</b> | <b>Electrical characteristics</b>                                      | <b>56</b> |
| 6.1      | Parameter conditions                                                   | 56        |
| 6.1.1    | Minimum and maximum values                                             | 56        |
| 6.1.2    | Typical values                                                         | 56        |
| 6.1.3    | Typical curves                                                         | 56        |
| 6.1.4    | Loading capacitor                                                      | 56        |
| 6.1.5    | Pin input voltage                                                      | 56        |
| 6.1.6    | Power supply scheme                                                    | 57        |
| 6.1.7    | Optional LCD power supply scheme                                       | 58        |
| 6.1.8    | Current consumption measurement                                        | 58        |
| 6.2      | Absolute maximum ratings                                               | 59        |
| 6.3      | Operating conditions                                                   | 60        |
| 6.3.1    | General operating conditions                                           | 60        |
| 6.3.2    | Embedded reset and power control block characteristics                 | 61        |
| 6.3.3    | Embedded internal reference voltage                                    | 63        |

## List of tables

|           |                                                                                             |    |
|-----------|---------------------------------------------------------------------------------------------|----|
| Table 1.  | Device summary . . . . .                                                                    | 1  |
| Table 2.  | Ultra-low-power STM32L151xE and STM32L152xE device features and peripheral counts . . . . . | 11 |
| Table 3.  | Functionalities depending on the operating power supply range . . . . .                     | 15 |
| Table 4.  | CPU frequency range depending on dynamic voltage scaling . . . . .                          | 16 |
| Table 5.  | Functionalities depending on the working mode (from Run/active down to standby) . . . . .   | 17 |
| Table 6.  | Timer feature comparison . . . . .                                                          | 28 |
| Table 7.  | Legend/abbreviations used in the pinout table . . . . .                                     | 36 |
| Table 8.  | STM32L151xE and STM32L152xE pin definitions . . . . .                                       | 37 |
| Table 9.  | Alternate function input/output . . . . .                                                   | 46 |
| Table 10. | Voltage characteristics . . . . .                                                           | 59 |
| Table 11. | Current characteristics . . . . .                                                           | 59 |
| Table 12. | Thermal characteristics . . . . .                                                           | 60 |
| Table 13. | General operating conditions . . . . .                                                      | 60 |
| Table 14. | Embedded reset and power control block characteristics . . . . .                            | 61 |
| Table 15. | Embedded internal reference voltage calibration values . . . . .                            | 63 |
| Table 16. | Embedded internal reference voltage . . . . .                                               | 63 |
| Table 17. | Current consumption in Run mode, code with data processing running from Flash . . . . .     | 65 |
| Table 18. | Current consumption in Run mode, code with data processing running from RAM . . . . .       | 66 |
| Table 19. | Current consumption in Sleep mode . . . . .                                                 | 67 |
| Table 20. | Current consumption in Low-power run mode . . . . .                                         | 68 |
| Table 21. | Current consumption in Low-power sleep mode . . . . .                                       | 69 |
| Table 22. | Typical and maximum current consumptions in Stop mode . . . . .                             | 70 |
| Table 23. | Typical and maximum current consumptions in Standby mode . . . . .                          | 72 |
| Table 24. | Peripheral current consumption . . . . .                                                    | 73 |
| Table 25. | Low-power mode wakeup timings . . . . .                                                     | 75 |
| Table 26. | High-speed external user clock characteristics . . . . .                                    | 76 |
| Table 27. | Low-speed external user clock characteristics . . . . .                                     | 77 |
| Table 28. | HSE oscillator characteristics . . . . .                                                    | 78 |
| Table 29. | LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ ) . . . . .                 | 79 |
| Table 30. | HSI oscillator characteristics . . . . .                                                    | 81 |
| Table 31. | LSI oscillator characteristics . . . . .                                                    | 81 |
| Table 32. | MSI oscillator characteristics . . . . .                                                    | 82 |
| Table 33. | PLL characteristics . . . . .                                                               | 84 |
| Table 34. | RAM and hardware registers . . . . .                                                        | 84 |
| Table 35. | Flash memory and data EEPROM characteristics . . . . .                                      | 85 |
| Table 36. | Flash memory and data EEPROM endurance and retention . . . . .                              | 85 |
| Table 37. | EMS characteristics . . . . .                                                               | 86 |
| Table 38. | EMI characteristics . . . . .                                                               | 87 |
| Table 39. | ESD absolute maximum ratings . . . . .                                                      | 87 |
| Table 40. | Electrical sensitivities . . . . .                                                          | 88 |
| Table 41. | I/O current injection susceptibility . . . . .                                              | 88 |
| Table 42. | I/O static characteristics . . . . .                                                        | 89 |
| Table 43. | Output voltage characteristics . . . . .                                                    | 90 |
| Table 44. | I/O AC characteristics . . . . .                                                            | 91 |
| Table 45. | NRST pin characteristics . . . . .                                                          | 92 |
| Table 46. | TIMx characteristics . . . . .                                                              | 93 |

Figure 43. WLCSP104, 0.4 mm pitch wafer level chip scale package outline . . . . . 126

Figure 44. WLCSP104, 0.4 mm pitch wafer level chip scale package recommended footprint. . . . 127

Figure 45. WLCSP104, 0.4 mm pitch wafer level chip scale package top view example . . . . . 128

Figure 46. Thermal resistance suffix 6 . . . . . 130

Figure 47. Thermal resistance suffix 7 . . . . . 130



## 2 Description

The ultra-low-power STM32L151xE and STM32L152xE devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance ARM® Cortex®-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 512 Kbytes and RAM up to 80 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L151xE and STM32L152xE devices offer two operational amplifiers, one 12-bit ADC, two DACs, two ultra-low-power comparators, one general-purpose 32-bit timer, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L151xE and STM32L152xE devices contain standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, three USARTs, two UARTs and an USB. The STM32L151xE and STM32L152xE devices offer up to 34 capacitive sensing channels to simply add a touch sensing functionality to any application.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller (except STM32L151xE devices) has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with the contrast independent of the supply voltage.

The ultra-low-power STM32L151xE and STM32L152xE devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85 °C and -40 to +105 °C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.



- **Stop mode without RTC**

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8  $\mu$ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

- **Standby mode with RTC**

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60  $\mu$ s when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

- **Standby mode without RTC**

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60  $\mu$ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

**Note:** *The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.*

**Table 3. Functionalities depending on the operating power supply range**

| Operating power supply range                        | Functionalities depending on the operating power supply range |                |                               |                            |
|-----------------------------------------------------|---------------------------------------------------------------|----------------|-------------------------------|----------------------------|
|                                                     | DAC and ADC operation                                         | USB            | Dynamic voltage scaling range | I/O operation              |
| $V_{DD} = V_{DDA} = 1.65$ to $1.71$ V               | Not functional                                                | Not functional | Range 2 or Range 3            | Degraded speed performance |
| $V_{DD} = V_{DDA} = 1.71$ to $1.8$ V <sup>(1)</sup> | Not functional                                                | Not functional | Range 1, Range 2 or Range 3   | Degraded speed performance |
| $V_{DD} = V_{DDA} = 1.8$ to $2.0$ V <sup>(1)</sup>  | Conversion time up to 500 Ksps                                | Not functional | Range 1, Range 2 or Range 3   | Degraded speed performance |

### 3.16 Timers and watchdogs

The ultra-low-power STM32L151xE and STM32L152xE devices include seven general-purpose timers, two basic timers, and two watchdog timers.

[Table 6](#) compares the features of the general-purpose and basic timers.

**Table 6. Timer feature comparison**

| Timer            | Counter resolution | Counter type      | Prescaler factor                | DMA request generation | Capture/compare channels | Complementary outputs |
|------------------|--------------------|-------------------|---------------------------------|------------------------|--------------------------|-----------------------|
| TIM2, TIM3, TIM4 | 16-bit             | Up, down, up/down | Any integer between 1 and 65536 | Yes                    | 4                        | No                    |
| TIM5             | 32-bit             | Up, down, up/down | Any integer between 1 and 65536 | Yes                    | 4                        | No                    |
| TIM9             | 16-bit             | Up, down, up/down | Any integer between 1 and 65536 | No                     | 2                        | No                    |
| TIM10, TIM11     | 16-bit             | Up                | Any integer between 1 and 65536 | No                     | 1                        | No                    |
| TIM6, TIM7       | 16-bit             | Up                | Any integer between 1 and 65536 | Yes                    | 0                        | No                    |

#### 3.16.1 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)

There are seven synchronizable general-purpose timers embedded in the STM32L151xE and STM32L152xE devices (see [Table 6](#) for differences).

##### **TIM2, TIM3, TIM4, TIM5**

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. TIM5 is based on a 32-bit auto-reload up/down counter. They include a 16-bit prescaler. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

##### **TIM10, TIM11 and TIM9**

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

| Pins    |          |         |        |          | Pin name           | Pin Type <sup>(1)</sup> | I / O structure | Main function <sup>(2)</sup><br>(after reset) | Pin functions                                                       |                      |
|---------|----------|---------|--------|----------|--------------------|-------------------------|-----------------|-----------------------------------------------|---------------------------------------------------------------------|----------------------|
| LQFP144 | UFBGA132 | LQFP100 | LQFP64 | WLCSP104 |                    |                         |                 |                                               | Alternate functions                                                 | Additional functions |
| 116     | C8       | 83      | 54     | C3       | PD2                | I/O                     | FT              | PD2                                           | TIM3_ETR/UART5_RX/<br>LCD_SEG31/<br>LCD_SEG43/LCD_COM7              | -                    |
| 117     | B8       | 84      | -      | C4       | PD3                | I/O                     | FT              | PD3                                           | SPI2_MISO/<br>USART2_CTS                                            | -                    |
| 118     | B7       | 85      | -      | A3       | PD4                | I/O                     | FT              | PD4                                           | SPI2_MOSI/I2S2_SD/<br>USART2_RTS                                    | -                    |
| 119     | A6       | 86      | -      | B3       | PD5                | I/O                     | FT              | PD5                                           | USART2_TX                                                           | -                    |
| 120     | F7       | -       | -      | -        | V <sub>SS_10</sub> | S                       | -               | V <sub>SS_10</sub>                            | -                                                                   | -                    |
| 121     | G7       | -       | -      | -        | V <sub>DD_10</sub> | S                       | -               | V <sub>DD_10</sub>                            | -                                                                   | -                    |
| 122     | B6       | 87      | -      | B4       | PD6                | I/O                     | FT              | PD6                                           | USART2_RX                                                           | -                    |
| 123     | A5       | 88      | -      | A4       | PD7                | I/O                     | FT              | PD7                                           | TIM9_CH2/USART2_CK                                                  | -                    |
| 124     | D9       | -       | -      | -        | PG9                | I/O                     | FT              | PG9                                           | -                                                                   | -                    |
| 125     | D8       | -       | -      | -        | PG10               | I/O                     | FT              | PG10                                          | -                                                                   | -                    |
| 126     | -        | -       | -      | -        | PG11               | I/O                     | FT              | PG11                                          | -                                                                   | -                    |
| 127     | D7       | -       | -      | -        | PG12               | I/O                     | FT              | PG12                                          | -                                                                   | -                    |
| 128     | C7       | -       | -      | -        | PG13               | I/O                     | FT              | PG13                                          | -                                                                   | -                    |
| 129     | C6       | -       | -      | -        | PG14               | I/O                     | FT              | PG14                                          | -                                                                   | -                    |
| 130     | -        | -       | -      | -        | V <sub>SS_11</sub> | S                       | -               | V <sub>SS_11</sub>                            | -                                                                   | -                    |
| 131     | -        | -       | -      | -        | V <sub>DD_11</sub> | S                       | -               | V <sub>DD_11</sub>                            | -                                                                   | -                    |
| 132     | -        | -       | -      | -        | PG15               | I/O                     | FT              | PG15                                          | -                                                                   | -                    |
| 133     | A8       | 89      | 55     | B5       | PB3                | I/O                     | FT              | JTDO                                          | TIM2_CH2/SPI1_SCK/<br>SPI3_SCK/ I2S3_CK/<br>LCD_SEG7/JTDO           | COMP2_INM            |
| 134     | A7       | 90      | 56     | A5       | PB4                | I/O                     | FT              | NJTRST                                        | TIM3_CH1/SPI1_MISO/<br>SPI3_MISO/<br>LCD_SEG8/NJTRST                | COMP2_INP            |
| 135     | C5       | 91      | 57     | A6       | PB5                | I/O                     | FT              | PB5                                           | TIM3_CH2/I2C1_SMBA/<br>SPI1_MOSI/<br>SPI3_MOSI/I2S3_SD/<br>LCD_SEG9 | COMP2_INP            |

Table 9. Alternate function input/output (continued)

| Port name | Digital alternate function number |                  |              |                |               |           |                      |                |             |        |        |                          |
|-----------|-----------------------------------|------------------|--------------|----------------|---------------|-----------|----------------------|----------------|-------------|--------|--------|--------------------------|
|           | AFIO0                             | AFIO1            | AFIO2        | AFIO3          | AFIO4         | AFIO5     | AFIO6                | AFIO7          | AFIO8       | AFIO11 | AFIO14 | AFIO15                   |
|           | Alternate function                |                  |              |                |               |           |                      |                |             |        |        |                          |
|           | SYSTEM                            | TIM2             | TIM3/4/<br>5 | TIM9/<br>10/11 | I2C1/2        | SPI1/2    | SPI3                 | USART1/2/<br>3 | UART4/<br>5 | LCD    | CPRI   | SYSTEM                   |
| PA11      | -                                 | -                | -            | -              | -             | SPI1_MISO | -                    | USART1_CTS     | -           | -      | -      | TIMx_IC4<br>EVENT<br>OUT |
| PA12      | -                                 | -                | -            | -              | -             | SPI1_MOSI | -                    | USART1_RTS     | -           | -      | -      | TIMx_IC1<br>EVENT<br>OUT |
| PA13      | JTMS-<br>SWDIO                    | -                | -            | -              | -             | -         | -                    | -              | -           | -      | -      | TIMx_IC2<br>EVENT<br>OUT |
| PA14      | JTCK-<br>SWCLK                    | -                | -            | -              | -             | -         | -                    | -              | -           | -      | -      | TIMx_IC3<br>EVENT<br>OUT |
| PA15      | JTDI                              | TIM2_CH1_<br>ETR | -            | -              | -             | SPI1_NSS  | SPI3_NSS<br>I2S3_WS  | -              | -           | -      | SEG17  | TIMx_IC4<br>EVENT<br>OUT |
| PB0       | -                                 | -                | TIM3_CH3     | -              | -             | -         | -                    | -              | -           | -      | SEG5   | -<br>EVENT<br>OUT        |
| PB1       | -                                 | -                | TIM3_CH4     | -              | -             | -         | -                    | -              | -           | -      | SEG6   | -<br>EVENT<br>OUT        |
| PB2       | BOOT1                             | -                | -            | -              | -             | -         | -                    | -              | -           | -      | -      | -<br>EVENT<br>OUT        |
| PB3       | JTDO                              | TIM2_CH2         | -            | -              | -             | SPI1_SCK  | SPI3_SCK<br>I2S3_CK  | -              | -           | -      | SEG7   | -<br>EVENT<br>OUT        |
| PB4       | NJTRST                            | -                | TIM3_CH1     | -              | -             | SPI1_MISO | SPI3_MISO            | -              | -           | -      | SEG8   | -<br>EVENT<br>OUT        |
| PB5       | -                                 | -                | TIM3_CH2     | -              | I2C1_<br>SMBA | SPI1_MOSI | SPI3_MOSI<br>I2S3_SD | -              | -           | -      | SEG9   | -<br>EVENT<br>OUT        |
| PB6       | -                                 | -                | TIM4_CH1     | -              | I2C1_SCL      | -         | -                    | USART1_TX      | -           | -      | -      | -<br>EVENT<br>OUT        |
| PB7       | -                                 | -                | TIM4_CH2     | -              | I2C1_SDA      | -         | -                    | USART1_RX      | -           | -      | -      | -<br>EVENT<br>OUT        |
| PB8       | -                                 | -                | TIM4_CH3     | TIM10_CH1      | I2C1_SCL      | -         | -                    | -              | -           | -      | SEG16  | -<br>EVENT<br>OUT        |

Table 9. Alternate function input/output (continued)

| Port name     | Digital alternate function number |                  |              |                |        |           |       |                |             |        |          |              |
|---------------|-----------------------------------|------------------|--------------|----------------|--------|-----------|-------|----------------|-------------|--------|----------|--------------|
|               | AFIO0                             | AFIO1            | AFIO2        | AFIO3          | AFIO4  | AFIO5     | AFIO6 | AFIO7          | AFIO8       | AFIO11 | AFIO14   | AFIO15       |
|               | Alternate function                |                  |              |                |        |           |       |                |             |        |          |              |
|               | SYSTEM                            | TIM2             | TIM3/4/<br>5 | TIM9/<br>10/11 | I2C1/2 | SPI1/2    | SPI3  | USART1/2/<br>3 | UART4/<br>5 | LCD    | CPRI     | SYSTEM       |
| PE2           | TRACECK                           | -                | TIM3_ETR     | -              | -      | -         | -     | -              | -           | SEG 38 | TIMx_IC3 | EVENT<br>OUT |
| PE3           | TRACED0                           | -                | TIM3_CH1     | -              | -      | -         | -     | -              | -           | SEG 39 | TIMx_IC4 | EVENT<br>OUT |
| PE4           | TRACED1                           | -                | TIM3_CH2     | -              | -      | -         | -     | -              | -           | -      | TIMx_IC1 | EVENT<br>OUT |
| PE5           | TRACED2                           | -                | -            | TIM9_CH1       | -      | -         | -     | -              | -           | -      | TIMx_IC2 | EVENT<br>OUT |
| PE6-<br>WKUP3 | TRACED3                           | -                | -            | TIM9_CH2       | -      | -         | -     | -              | -           | -      | TIMx_IC3 | EVENT<br>OUT |
| PE7           | -                                 | -                | -            | -              | -      | -         | -     | -              | -           | -      | TIMx_IC4 | EVENT<br>OUT |
| PE8           | -                                 | -                | -            | -              | -      | -         | -     | -              | -           | -      | TIMx_IC1 | EVENT<br>OUT |
| PE9           | -                                 | TIM2_CH1_<br>ETR | -            | -              | -      | -         | -     | -              | -           | -      | TIMx_IC2 | EVENT<br>OUT |
| PE10          | -                                 | TIM2_CH2         | -            | -              | -      | -         | -     | -              | -           | -      | TIMx_IC3 | EVENT<br>OUT |
| PE11          | -                                 | TIM2_CH3         | -            | -              | -      | -         | -     | -              | -           | -      | TIMx_IC4 | EVENT<br>OUT |
| PE12          | -                                 | TIM2_CH4         | -            | -              | -      | SPI1_NSS  | -     | -              | -           | -      | TIMx_IC1 | EVENT<br>OUT |
| PE13          | -                                 | -                | -            | -              | -      | SPI1_SCK  | -     | -              | -           | -      | TIMx_IC2 | EVENT<br>OUT |
| PE14          | -                                 | -                | -            | -              | -      | SPI1_MISO | -     | -              | -           | -      | TIMx_IC3 | EVENT<br>OUT |
| PE15          | -                                 | -                | -            | -              | -      | SPI1_MOSI | -     | -              | -           | -      | TIMx_IC4 | EVENT<br>OUT |



Table 9. Alternate function input/output (continued)

| Port name | Digital alternate function number |       |              |                |        |        |       |                |             |        |        |              |
|-----------|-----------------------------------|-------|--------------|----------------|--------|--------|-------|----------------|-------------|--------|--------|--------------|
|           | AFIO0                             | AFIO1 | AFIO2        | AFIO3          | AFIO4  | AFIO5  | AFIO6 | AFIO7          | AFIO8       | AFIO11 | AFIO14 | AFIO15       |
|           | Alternate function                |       |              |                |        |        |       |                |             |        |        |              |
|           | SYSTEM                            | TIM2  | TIM3/4/<br>5 | TIM9/<br>10/11 | I2C1/2 | SPI1/2 | SPI3  | USART1/2/<br>3 | UART4/<br>5 | LCD    | CPRI   | SYSTEM       |
| PF0       | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF1       | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF2       | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF3       | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF4       | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF5       | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF6       | -                                 | -     | TIM5_ETR     | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF7       | -                                 | -     | TIM5_CH2     | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF8       | -                                 | -     | TIM5_CH3     | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF9       | -                                 | -     | TIM5_CH4     | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF10      | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF11      | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF12      | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |
| PF13      | -                                 | -     | -            | -              | -      | -      | -     | -              | -           | -      | -      | EVENT<br>OUT |

Table 14. Embedded reset and power control block characteristics (continued)

| Symbol     | Parameter                                 | Conditions                                | Min  | Typ  | Max  | Unit |
|------------|-------------------------------------------|-------------------------------------------|------|------|------|------|
| $V_{BOR3}$ | Brown-out reset threshold 3               | Falling edge                              | 2.45 | 2.55 | 2.6  | V    |
|            |                                           | Rising edge                               | 2.54 | 2.66 | 2.7  |      |
| $V_{BOR4}$ | Brown-out reset threshold 4               | Falling edge                              | 2.68 | 2.8  | 2.85 |      |
|            |                                           | Rising edge                               | 2.78 | 2.9  | 2.95 |      |
| $V_{PVD0}$ | Programmable voltage detector threshold 0 | Falling edge                              | 1.8  | 1.85 | 1.88 |      |
|            |                                           | Rising edge                               | 1.88 | 1.94 | 1.99 |      |
| $V_{PVD1}$ | PVD threshold 1                           | Falling edge                              | 1.98 | 2.04 | 2.09 |      |
|            |                                           | Rising edge                               | 2.08 | 2.14 | 2.18 |      |
| $V_{PVD2}$ | PVD threshold 2                           | Falling edge                              | 2.20 | 2.24 | 2.28 |      |
|            |                                           | Rising edge                               | 2.28 | 2.34 | 2.38 |      |
| $V_{PVD3}$ | PVD threshold 3                           | Falling edge                              | 2.39 | 2.44 | 2.48 |      |
|            |                                           | Rising edge                               | 2.47 | 2.54 | 2.58 |      |
| $V_{PVD4}$ | PVD threshold 4                           | Falling edge                              | 2.57 | 2.64 | 2.69 |      |
|            |                                           | Rising edge                               | 2.68 | 2.74 | 2.79 |      |
| $V_{PVD5}$ | PVD threshold 5                           | Falling edge                              | 2.77 | 2.83 | 2.88 |      |
|            |                                           | Rising edge                               | 2.87 | 2.94 | 2.99 |      |
| $V_{PVD6}$ | PVD threshold 6                           | Falling edge                              | 2.97 | 3.05 | 3.09 |      |
|            |                                           | Rising edge                               | 3.08 | 3.15 | 3.20 |      |
| $V_{hyst}$ | Hysteresis voltage                        | BOR0 threshold                            | -    | 40   | -    | mV   |
|            |                                           | All BOR and PVD thresholds excepting BOR0 | -    | 100  | -    |      |

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB: A Burst of Fast Transient voltage** (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$  through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [Table 37](#). They are based on the EMS levels and classes defined in application note AN1709.

**Table 37. EMS characteristics**

| Symbol     | Parameter                                                                                                                         | Conditions                                                                                                                          | Level/Class |
|------------|-----------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|-------------|
| $V_{FESD}$ | Voltage limits to be applied on any I/O pin to induce a functional disturbance                                                    | $V_{DD} = 3.3\text{ V}$ , LQFP144, $T_A = +25\text{ }^{\circ}\text{C}$ ,<br>$f_{HCLK} = 32\text{ MHz}$<br>conforms to IEC 61000-4-2 | 4B          |
| $V_{EFTB}$ | Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance | $V_{DD} = 3.3\text{ V}$ , LQFP144, $T_A = +25\text{ }^{\circ}\text{C}$ ,<br>$f_{HCLK} = 32\text{ MHz}$<br>conforms to IEC 61000-4-4 | 4A          |

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

##### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

##### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 18](#) and [Table 44](#), respectively.

Unless otherwise specified, the parameters given in [Table 44](#) are derived from tests performed under the conditions summarized in [Table 13](#).

**Table 44. I/O AC characteristics<sup>(1)</sup>**



| OSPEEDRx<br>[1:0] bit<br>value <sup>(1)</sup> | Symbol                                                       | Parameter                                                       | Conditions                                                          | Min | Max <sup>(2)</sup> | Unit |
|-----------------------------------------------|--------------------------------------------------------------|-----------------------------------------------------------------|---------------------------------------------------------------------|-----|--------------------|------|
| 00                                            | $f_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 400                | kHz  |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 400                |      |
|                                               | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 625                | ns   |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 625                |      |
| 01                                            | $f_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 2                  | MHz  |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 1                  |      |
|                                               | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 125                | ns   |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 250                |      |
| 10                                            | $F_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 10                 | MHz  |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 2                  |      |
|                                               | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 25                 | ns   |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 125                |      |
| 11                                            | $F_{\max(\text{IO})\text{out}}$                              | Maximum frequency <sup>(3)</sup>                                | $C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 50                 | MHz  |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 8                  |      |
|                                               | $t_{f(\text{IO})\text{out}}$<br>$t_{r(\text{IO})\text{out}}$ | Output rise and fall time                                       | $C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$  | -   | 5                  | ns   |
|                                               |                                                              |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$ | -   | 30                 |      |
| -                                             | $t_{\text{EXTI}pw}$                                          | Pulse width of external signals detected by the EXTI controller | -                                                                   | 8   | -                  | ns   |

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in [Figure 18](#).

Figure 21. SPI timing diagram - slave mode and CPHA = 0

Figure 22. SPI timing diagram - slave mode and CPHA = 1<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

Figure 27. ADC accuracy characteristics






Figure 28. Typical connection diagram using the ADC



1. Refer to [Table 57: Maximum source impedance  \$R\_{\text{AIN max}}\$](#)  for the value of  $R_{\text{AIN}}$  and [Table 55: ADC characteristics](#) for the value of  $C_{\text{ADC}}$ .
2.  $C_{\text{parasitic}}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{\text{parasitic}}$  value will downgrade conversion accuracy. To remedy this,  $f_{\text{ADC}}$  should be reduced.

**Figure 29. Maximum dynamic current consumption on  $V_{REF+}$  supply pin during ADC conversion****Table 57. Maximum source impedance  $R_{AIN\ max}^{(1)}$** 

| Ts<br>(μs) | R <sub>AIN</sub> max (kΩ)        |                                  |                                  |                                  | Ts (cycles)<br>f <sub>ADC</sub> =16 MHz <sup>(2)</sup> |
|------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|--------------------------------------------------------|
|            | Multiplexed channels             |                                  | Direct channels                  |                                  |                                                        |
|            | 2.4 V < V <sub>DDA</sub> < 3.6 V | 1.8 V < V <sub>DDA</sub> < 2.4 V | 2.4 V < V <sub>DDA</sub> < 3.6 V | 1.8 V < V <sub>DDA</sub> < 2.4 V |                                                        |
| 0.25       | Not allowed                      | Not allowed                      | 0.7                              | Not allowed                      | 4                                                      |
| 0.5625     | 0.8                              | Not allowed                      | 2.0                              | 1.0                              | 9                                                      |
| 1          | 2.0                              | 0.8                              | 4.0                              | 3.0                              | 16                                                     |
| 1.5        | 3.0                              | 1.8                              | 6.0                              | 4.5                              | 24                                                     |
| 3          | 6.8                              | 4.0                              | 15.0                             | 10.0                             | 48                                                     |
| 6          | 15.0                             | 10.0                             | 30.0                             | 20.0                             | 96                                                     |
| 12         | 32.0                             | 25.0                             | 50.0                             | 40.0                             | 192                                                    |
| 24         | 50.0                             | 50.0                             | 50.0                             | 50.0                             | 384                                                    |

1. Guaranteed by design.


2. Number of samples calculated for  $f_{ADC} = 16\ MHz$ . For  $f_{ADC} = 8$  and  $4\ MHz$  the number of sampling cycles can be reduced with respect to the minimum sampling time  $T_s$  ( $\mu s$ ),

### General PCB design guidelines

Power supply decoupling should be performed as shown in [Figure 11](#). The applicable procedure depends on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

## 7.3 LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package information

Figure 37. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline



1. Drawing is not to scale.

Table 67. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data


| Symbol | millimeters |        |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|--------|-------|-----------------------|--------|--------|
|        | Min         | Typ    | Max   | Min                   | Typ    | Max    |
| A      | -           | -      | 1.600 | -                     | -      | 0.0630 |
| A1     | 0.050       | -      | 0.150 | 0.0020                | -      | 0.0059 |
| A2     | 1.350       | 1.400  | 1.450 | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.170       | 0.220  | 0.270 | 0.0067                | 0.0087 | 0.0106 |
| c      | 0.090       | -      | 0.200 | 0.0035                | -      | 0.0079 |
| D      | -           | 12.000 | -     | -                     | 0.4724 | -      |
| D1     | -           | 10.000 | -     | -                     | 0.3937 | -      |
| D3     | -           | 7.500  | -     | -                     | 0.2953 | -      |
| E      | -           | 12.000 | -     | -                     | 0.4724 | -      |
| E1     | -           | 10.000 | -     | -                     | 0.3937 | -      |

**Table 67. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data (continued)**

| Symbol | millimeters |       |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|-------|-------|-----------------------|--------|--------|
|        | Min         | Typ   | Max   | Min                   | Typ    | Max    |
| E3     | -           | 7.500 | -     | -                     | 0.2953 | -      |
| e      | -           | 0.500 | -     | -                     | 0.0197 | -      |
| K      | 0°          | 3.5°  | 7°    | 0°                    | 3.5°   | 7°     |
| L      | 0.450       | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |
| L1     | -           | 1.000 | -     | -                     | 0.0394 | -      |
| ccc    | -           | -     | 0.080 | -                     | -      | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 38. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package recommended footprint**




1. Dimensions are in millimeters.

Table 68. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package mechanical data (continued)

| Symbol | millimeters |     |       | inches <sup>(1)</sup> |     |        |
|--------|-------------|-----|-------|-----------------------|-----|--------|
|        | Min         | Typ | Max   | Min                   | Typ | Max    |
| ddd    | -           | -   | 0.080 | -                     | -   | 0.0031 |
| eee    | -           | -   | 0.150 | -                     | -   | 0.0059 |
| fff    | -           | -   | 0.050 | -                     | -   | 0.0020 |


1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 41. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package recommended footprint



## 7.5 WLCSP104, 0.4 mm pitch wafer level chip scale package information

Figure 43. WLCSP104, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.