





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|-----------------------------------------------------------------------|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, Cap Sense, DMA, I2S, POR, PWM, WDT |
| Number of I/O | 83 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 16K x 8 |
| RAM Size | 80K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 25x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l151vet6 |

| 9 | Revi | sion His | story | 132 |
|---|------|------------------|-------------------------------------------------------------------------------|-----|
| 8 | Part | number | ring | 131 |
| | | 7.6.1 | Reference document | 130 |
| | 7.6 | Therma | al characteristics | |
| | 7.5 | informa | P104, 0.4 mm pitch wafer level chip scale package ation | |
| | 7.4 | array p | A132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid backage information | 123 |
| | 7.3 | | 64, 10 x 10 mm, 64-pin low-profile quad flat package ation | 120 |
| | 7.2 | | 00, 14 x 14 mm, 100-pin low-profile quad flat package ation | 117 |
| | 7.1 | | 44, 20 x 20 mm, 144-pin low-profile quad flat package ation | 114 |
| 7 | Pack | cage info | ormation | 114 |
| | | 6.3.22 | LCD controller | 113 |
| | | 6.3.21 | Comparator | |
| | | 6.3.20 | Temperature sensor characteristics | |
| | | 6.3.19 | Operational amplifier characteristics | |
| | | 6.3.18 | DAC electrical specifications | |
| | | 6.3.17 | 12-bit ADC characteristics | |
| | | 6.3.16 | Communications interfaces | |
| | | 6.3.15 | TIM timer characteristics | |
| | | 6.3.13 6.3.14 | I/O port characteristics | |
| | | 6.3.12 | I/O current injection characteristics | |
| | | 6.3.11 | Electrical sensitivity characteristics | |
| | | 6.3.10 | EMC characteristics | |
| | | 6.3.9 | Memory characteristics | |
| | | 6.3.8 | PLL characteristics | |
| | | 6.3.7 | Internal clock source characteristics | |
| | | 6.3.6 | External clock source characteristics | |
| | | 6.3.5 | Wakeup time from low-power mode | 75 |
| | | 6.3.4 | Supply current characteristics | 64 |



List of figures

| Figure 1. | Ultra-low-power STM32L151xE and STM32L152xE block diagram | 13 |
|------------|--------------------------------------------------------------------------------------|-----|
| Figure 2. | Clock tree | |
| Figure 3. | STM32L15xZE LQFP144 pinout. | |
| Figure 4. | STM32L15xQE UFBGA132 ballout | |
| Figure 5. | STM32L15xVE LQFP100 pinout | |
| - | · | |
| Figure 6. | STM32L15xRE LQFP64 pinout | |
| Figure 7. | STM32L15xVEY WLCSP104 ballout | |
| Figure 8. | Memory map | |
| Figure 9. | Pin loading conditions | |
| Figure 10. | Pin input voltage | |
| Figure 11. | Power supply scheme | |
| Figure 12. | Optional LCD power supply scheme | |
| Figure 13. | Current consumption measurement scheme | |
| Figure 14. | High-speed external clock source AC timing diagram | 76 |
| Figure 15. | Low-speed external clock source AC timing diagram | 77 |
| Figure 16. | HSE oscillator circuit diagram | 79 |
| Figure 17. | Typical application with a 32.768 kHz crystal | 80 |
| Figure 18. | I/O AC characteristics definition | 92 |
| Figure 19. | Recommended NRST pin protection | 93 |
| Figure 20. | I ² C bus AC waveforms and measurement circuit | 95 |
| Figure 21. | SPI timing diagram - slave mode and CPHA = 0 | |
| Figure 22. | SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ | |
| Figure 23. | SPI timing diagram - master mode ⁽¹⁾ | 98 |
| Figure 24. | USB timings: definition of data signal rise and fall time | |
| Figure 25. | I ² S slave timing diagram (Philips protocol) ⁽¹⁾ | |
| Figure 26. | I ² S master timing diagram (Philips protocol) ⁽¹⁾ | 101 |
| Figure 27. | ADC accuracy characteristics | |
| Figure 28. | Typical connection diagram using the ADC | |
| Figure 29. | Maximum dynamic current consumption on V _{REF+} supply pin during ADC | 100 |
| rigure 20. | conversion | 106 |
| Figure 30. | 12-bit buffered /non-buffered DAC | |
| Figure 31. | LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline | |
| Figure 31. | LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package | 114 |
| rigule 32. | recommended footprint | 116 |
| Eiguro 22 | LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package top view example | |
| Figure 33. | | |
| Figure 34. | LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline | 117 |
| Figure 35. | LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package | 440 |
| F: | recommended footprint | |
| Figure 36. | LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example | |
| Figure 37. | LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline | 120 |
| Figure 38. | LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package | |
| | recommended footprint | |
| Figure 39. | LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example | |
| Figure 40. | UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline. | 123 |
| Figure 41. | UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package | |
| | recommended footprint | 124 |
| Figure 42. | UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package | |
| | top view example | 125 |



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151xE and STM32L152xE ultra-low-power ARM® Cortex®-M3 based microcontroller product line. STM32L151xE and STM32L152xE devices are microcontrollers with a Flash memory density of 512 Kbytes.

The ultra-low-power STM32L151xE and STM32L152xE family includes devices in 5 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L151xE and STM32L152xE microcontroller family suitable for a wide range of applications:

- · Medical and handheld equipment
- Application control and user interface
- · PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors, video intercom
- Utility metering

This STM32L151xE and STM32L152xE datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The application note "Getting started with STM32L1xxxx hardware development" (AN3216) gives a hardware implementation overview. Both documents are available from the STMicroelectronics website *www.st.com*.

For information on the ARM[®] Cortex[®]-M3 core please refer to the ARM[®] Cortex[®]-M3 technical reference manual, available from the www.arm.com website. *Figure 1* shows the general block diagram of the device family.



Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

• Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

• Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in $60 \mu s$ when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

| | Functionalities depending on the operating power supply range | | | | | |
|------------------------------------------------------------------|---------------------------------------------------------------|----------------|-----------------------------------|----------------------------|--|--|
| Operating power supply range | DAC and ADC USB operation | | Dynamic voltage scaling range | I/O operation | | |
| V _{DD} = V _{DDA} = 1.65 to 1.71 V | Not functional | Not functional | Range 2 or Range 3 | Degraded speed performance | | |
| V _{DD} =V _{DDA} = 1.71 to 1.8 V ⁽¹⁾ | Not functional | Not functional | Range 1, Range 2 or Range 3 | Degraded speed performance | | |
| $V_{DD} = V_{DDA} = 1.8 \text{ to } 2.0 \text{ V}^{(1)}$ | Conversion time up to 500 Ksps | Not functional | Range 1, Range 2 or Range 3 | Degraded speed performance | | |



3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 115 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.



3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L151xE and STM32L152xE devices with up to 40 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs with up to 28 external channels in a group.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low-power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage $V_{\mbox{\footnotesize SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are

stored by ST in the system memory area, accessible in read-only mode. See *Table 60: Temperature sensor calibration values*.

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, VREF+, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode. See *Table 15: Embedded internal reference voltage calibration values*.

3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V_{REE+}

Eight DAC trigger inputs are used in the STM32L151xE and STM32L152xE devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.12 Operational amplifier

The STM32L151xE and STM32L152xE devices embed two operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.

The operational amplifiers feature:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

57

Table 9. Alternate function input/output (continued)

| | | | | | | al alternat | | number | · | | | | | |
|------------|--------|--------------------|--------------|----------------|--------|-------------|-------|----------------|-------------|---|--------|---|--------|--------------|
| Port name | AFIO0 | AFIO1 | AFIO2 | AFIO3 | AFIO4 | AFIO5 | AFIO6 | AFIO7 | AFIO8 | | AFIO11 | | AFIO14 | AFIO15 |
| Port name | | Alternate function | | | | | | | | | | | | |
| | SYSTEM | TIM2 | TIM3/4/ 5 | TIM9/ 10/11 | I2C1/2 | SPI1/2 | SPI3 | USART1/2/ 3 | UART4/ 5 | - | LCD | - | CPRI | SYSTEM |
| PG12 | - | - | - | - | - | - | - | - | - | 1 | - | - | - | EVENT OUT |
| PG13 | - | - | - | - | - | - | - | - | - | | - | | - | EVENT OUT |
| PG14 | - | - | - | - | - | - | - | - | - | | - | | - | EVENT OUT |
| PG15 | - | - | - | - | - | - | - | - | - | | - | | - | EVENT OUT |
| PH0OSC_IN | - | - | - | - | - | - | | - | - | - | - | - | - | - |
| PH1OSC_OUT | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| PH2 | = | - | - | - | - | - | - | - | - | - | - | - | - | - |



- 4. Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 10* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 10: Voltage characteristics* for the maximum allowed input voltage values.
- 6. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 12. Thermal characteristics

| Symbol | Ratings | Value | Unit |
|------------------|---------------------------------------------|-------------|------|
| T _{STG} | Storage temperature range | -65 to +150 | °C |
| T _J | T _J Maximum junction temperature | | °C |

6.3 Operating conditions

6.3.1 General operating conditions

Table 13. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit | |
|---------------------------------|-----------------------------------------------------------------------------------------|------------------------------------------|------|----------------------|------|--|
| f _{HCLK} | Internal AHB clock frequency | - | 0 | 32 | | |
| f _{PCLK1} | Internal APB1 clock frequency | - | 0 | 32 | MHz | |
| f _{PCLK2} | Internal APB2 clock frequency | - | 0 | 32 | | |
| | | BOR detector disabled | 1.65 | 3.6 | | |
| V_{DD} | Standard operating voltage | BOR detector enabled, at power on | 1.8 | 3.6 | V | |
| | | BOR detector disabled, after power on | 1.65 | 3.6 | | |
| V _{DDA} ⁽¹⁾ | Analog operating voltage (ADC and DAC not used) | Must be the same voltage as | 1.65 | 3.6 | V | |
| VDDA' | Analog operating voltage (ADC or DAC used) | $V_{DD}^{(2)}$ | 1.8 | 3.6 | V | |
| | | FT pins; 2.0 V ≤V _{DD} | -0.3 | 5.5 ⁽³⁾ | | |
| M | I/O input valtage | FT pins; V _{DD} < 2.0 V | -0.3 | 5.25 ⁽³⁾ | V | |
| V_{IN} | I/O input voltage | BOOT0 pin | 0 | 5.5 | | |
| | | Any other pin | -0.3 | V _{DD} +0.3 | | |
| | | UFBGA132 package | - | 333 | | |
| | | LQFP144 package | - | 500 | | |
| P_{D} | Power dissipation at TA = 85 °C for suffix 6 or TA = 105 °C for suffix 7 ⁽⁴⁾ | LQFP100 package | - | 465 | mW | |
| | | LQFP64 package | - | 435 | | |
| | | WLCSP104 package | - | 435 | | |
| TA | Ambient temperature for 6 suffix version | Maximum power dissipation ⁽⁵⁾ | -40 | 85 | °C | |
| IA | Ambient temperature for 7 suffix version | Maximum power dissipation | -40 | 105 | | |

60/134 DocID025433 Rev 8

6.3.6 External clock source characteristics

High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 14*.

Table 26. High-speed external user clock characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------------------------|-------------------------------------|-----------------------------|--------------------|-----|--------------------|------|
| f | User external clock source | CSS is on or PLL is used | 1 | 8 | 32 | MHz |
| f _{HSE_ext} | frequency | CSS is off, PLL not used | 0 | 8 | 32 | MHz |
| V _{HSEH} | OSC_IN input pin high level voltage | | 0.7V _{DD} | - | V _{DD} | V |
| V _{HSEL} | OSC_IN input pin low level voltage | | V_{SS} | - | 0.3V _{DD} | v |
| t _{w(HSEH)} t _{w(HSEL)} | OSC_IN high or low time | - | 12 | - | - | ns |
| $t_{r(HSE)} \ t_{f(HSE)}$ | OSC_IN rise or fall time | | - | - | 20 | 113 |
| C _{in(HSE)} | OSC_IN input capacitance | | - | 2.6 | - | pF |

^{1.} Guaranteed by design.

Figure 14. High-speed external clock source AC timing diagram



76/134 DocID025433 Rev 8

 t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 17). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_{L1} has the following formula: $C_{L1} = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if the user chooses a resonator with a load capacitance of $C_L = 6$ pF and $C_{stray} = 2$ pF, then $C_{1,1} = C_{1,2} = 8$ pF.




Figure 17. Typical application with a 32.768 kHz crystal

Flash memory and data EEPROM

Table 35. Flash memory and data EEPROM characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max ⁽¹⁾ | Unit | |
|-------------------|--------------------------------------------------------------------------------|-------------------------------------------------|------|------|--------------------|------|--|
| V _{DD} | Operating voltage Read / Write / Erase | - | 1.65 | - | 3.6 | ٧ | |
| | Programming/ erasing | Erasing | - | 3.28 | 3.94 | | |
| t _{prog} | time for byte / word / double word / half-page | Programming | - | 3.28 | 3.94 | ms | |
| | Average current during the whole programming / erase operation | | - | 600 | - | μΑ | |
| I _{DD} | Maximum current (peak) during the whole programming / erase operation | T _A = 25 °C, V _{DD} = 3.6 V | - | 1.5 | 2.5 | mA | |

^{1.} Guaranteed by design.

Table 36. Flash memory and data EEPROM endurance and retention

| Symbol | Parameter | Conditions | ١ | Unit | | |
|---------------------------------|-----------------------------------------------------------------------------------|----------------------------|--------------------|------|-----|---------|
| Symbol | raiailletei | Conditions | Min ⁽¹⁾ | Тур | Max | Oilit |
| N _{CYC} ⁽²⁾ | Cycling (erase / write) Program memory | $T_A = -40^{\circ}C$ to | 10 | ı | ı | keveles |
| INCYC. | Cycling (erase / write) EEPROM data memory | 105 °C | 300 | - | - | kcycles |
| | Data retention (program memory) after 10 kcycles at T _A = 85 °C | T _{RFT} = +85 °C | 30 | - | - | |
| t _{RET} ⁽²⁾ | Data retention (EEPROM data memory) after 300 kcycles at T_A = 85 °C | 1 RET - 100 C | 30 | - | - | voare |
| RET' | Data retention (program memory) after 10 kcycles at T _A = 105 °C | T _{RET} = +105 °C | 10 | - | - | years |
| | Data retention (EEPROM data memory) after 300 kcycles at T_A = 105 $^{\circ}$ C | TRET - 1103 C | 10 | - | - | |

^{1.} Guaranteed by characterization results.

^{2.} Characterization is done according to JEDEC JESD22-A117.

External reset circuit(1)

NRST(2)

RPU

Filter

STM32L1xx

ai17854b

Figure 19. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 45*. Otherwise the reset will not be taken into account by the device.

6.3.15 TIM timer characteristics

The parameters given in the *Table 46* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output ction characteristics (output compare, input capture, external clock, PWM output).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------------------|---------------------------------------------------------------------------|-------------------------------|--------|-------------------------|----------------------|
| + | Timer resolution time | - | 1 | - | t _{TIMxCLK} |
| t _{res(TIM)} | Timer resolution time | f _{TIMxCLK} = 32 MHz | 31.25 | - | ns |
| f | Timer external clock | - | 0 | f _{TIMxCLK} /2 | MHz |
| f _{EXT} | frequency on CH1 to CH4 | f _{TIMxCLK} = 32 MHz | 0 | 16 | MHz |
| Res _{TIM} | Timer resolution | - | | 16 | bit |
| | 16-bit counter clock | - | 1 | 65536 | t _{TIMxCLK} |
| ^t COUNTER | period when internal clock is selected (timer's prescaler disabled) | f _{TIMxCLK} = 32 MHz | 0.0312 | 2048 | μs |
| t | t _{MAX COUNT} Maximum possible count | | - | 65536 × 65536 | t _{TIMxCLK} |
| tmax_count | Iwaximum possible count | f _{TIMxCLK} = 32 MHz | - | 134.2 | S |

Table 46. TIMx⁽¹⁾ characteristics

^{1.} TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.




Figure 20. I²C bus AC waveforms and measurement circuit

- 1. R_S = series protection resistor.
- 2. R_P = external pull-up resistor.
- 3. V_{DD_I2C} is the I2C bus power supply.
- 4. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 48. SCL frequency (f_{PCLK1} = 32 MHz, $V_{DD} = V_{DD_I2C} = 3.3 \text{ V}$)⁽¹⁾⁽²⁾

| f. (/LU-) | I2C_CCR value |
|------------------------|-----------------------------|
| f _{SCL} (kHz) | $R_P = 4.7 \text{ k}\Omega$ |
| 400 | 0x801B |
| 300 | 0x8024 |
| 200 | 0x8035 |
| 100 | 0x00A0 |
| 50 | 0x0140 |
| 20 | 0x0320 |

- 1. R_P = External pull-up resistance, f_{SCL} = I^2C speed.
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in *Table 13*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 49. SPI characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Max ⁽²⁾ | Unit | |
|----------------------------------------------------------------------------|----------------------------------|----------------------------|-----------------------|-----------------------|------|--|
| _ | | Master mode | - | 16 | | |
| f _{SCK} 1/t _{c(SCK)} | SPI clock frequency | Slave mode | - | 16 | MHz | |
| - C(SCK) | | Slave transmitter | - | 12 ⁽³⁾ | | |
| $t_{r(SCK)}^{(2)}$ $t_{f(SCK)}^{(2)}$ | SPI clock rise and fall time | Capacitive load: C = 30 pF | - | 6 | ns | |
| DuCy(SCK) | SPI slave input clock duty cycle | Slave mode | 30 | 70 | % | |
| t _{su(NSS)} | NSS setup time | Slave mode | 4t _{HCLK} | - | | |
| t _{h(NSS)} | NSS hold time | Slave mode | 2t _{HCLK} | - | | |
| t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾ | SCK high and low time | Master mode | t _{SCK} /2-5 | t _{SCK} /2+3 | | |
| t _{su(MI)} ⁽²⁾ | Data input setup time | Master mode | 5 | - | | |
| t _{su(SI)} ⁽²⁾ | Data input setup time | Slave mode | 6 | - | | |
| t _{h(MI)} ⁽²⁾ | Data input hold time | Master mode | 5 | - | ns | |
| t _{h(SI)} ⁽²⁾ | Data input noid time | Slave mode | 5 | - | | |
| t _{a(SO)} ⁽⁴⁾ | Data output access time | Slave mode | 0 | 3t _{HCLK} | | |
| t _{v(SO)} (2) | Data output valid time | Slave mode | - | 33 | | |
| t _{v(MO)} ⁽²⁾ | Data output valid time | Master mode | - | 6.5 | | |
| t _{h(SO)} ⁽²⁾ | Data output hold time | Slave mode | 17 | - | | |
| t _{h(MO)} ⁽²⁾ | Data output noid time | Master mode | 0.5 | - | | |

^{1.} The characteristics above are given for voltage range 1.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

DocID025433 Rev 8

^{2.} Guaranteed by characterization results.

^{3.} The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.




Figure 25. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 26. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Guaranteed by characterization results.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Package information 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package 7.1 information




Figure 31. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline

1. Drawing is not to scale.

7.2 LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package information


1. Drawing is not to scale.

Table 66. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|--------|--------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| А | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| D3 | - | 12.000 | - | - | 0.4724 | - |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |

7.4 UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package information

Figure 40. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline



1. Drawing is not to scale.

Table 68. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| А | 0.460 | 0.530 | 0.600 | 0.0181 | 0.0209 | 0.0236 |
| A1 | 0.050 | 0.080 | 0.110 | 0.0020 | 0.0031 | 0.0043 |
| A2 | 0.400 | 0.450 | 0.500 | 0.0157 | 0.0177 | 0.0197 |
| A3 | 0.270 | 0.320 | 0.370 | 0.0106 | 0.0126 | 0.0146 |
| b | 0.170 | 0.280 | 0.330 | 0.0067 | 0.0110 | 0.0130 |
| D | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| Е | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| е | - | 0.500 | - | - | 0.0197 | - |
| F | 0.700 | 0.750 | 0.800 | 0.0276 | 0.0295 | 0.0315 |

Table 69. WLCSP104, 0.4 mm pitch wafer level chip scale package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------------------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| Α | 0.525 | 0.555 | 0.585 | 0.0207 | 0.0219 | 0.023 |
| A1 | - | 0.175 | - | - | 0.0069 | - |
| A2 | - | 0.38 | - | - | 0.015 | - |
| A3 ⁽²⁾ | - | 0.025 | - | - | 0.001 | - |
| ø b ⁽³⁾ | 0.22 | 0.25 | 0.28 | 0.0087 | 0.0098 | 0.011 |
| D | 4.06 | 4.095 | 4.13 | 0.1598 | 0.1612 | 0.1626 |
| E | 5.059 | 5.094 | 5.129 | 0.1992 | 0.2006 | 0.2019 |
| е | - | 0.4 | - | - | 0.0157 | - |
| e1 | - | 3.2 | - | - | 0.126 | - |
| e2 | - | 4.4 | - | - | 0.1732 | - |
| F | - | 0.447 | - | - | 0.0176 | - |
| G | - | 0.347 | - | - | 0.0137 | - |
| aaa | - | - | 0.1 | - | - | 0.0039 |
| bbb | - | - | 0.1 | - | - | 0.0039 |
| ccc | - | - | 0.1 | - | - | 0.0039 |
| ddd | - | - | 0.05 | - | - | 0.002 |
| eee | - | - | 0.05 | - | - | 0.002 |

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating.
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 44. WLCSP104, 0.4 mm pitch wafer level chip scale package recommended footprint

