

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.


### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Active  |
| Core Processor                  | 68040   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 33MHz   |
| Co-Processors/DSP               | -   |
| RAM Controllers                 | -   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | -   |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 5V  |
| Operating Temperature           | 0°C ~ 70°C (TA)   |
| Security Features               | -   |
| Package / Case                  | 179-BPGA  |
| Supplier Device Package         | 179-PGA (47.24x47.24)   |
| Purchase URL                    | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc68lc040rc33a">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc68lc040rc33a</a> |



Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## TABLE OF CONTENTS (Continued)

| Paragraph Number | Title | Page Number |
|------------------|-------|-------------|
|------------------|-------|-------------|

### Section 4 Instruction and Data Caches

|         |  |      |
|---------|--|------|
| 4.1     | Cache Operation .....                      | 4-2  |
| 4.2     | Cache Management.....                      | 4-5  |
| 4.3     | Caching Modes .....                        | 4-6  |
| 4.3.1   | Cachable Accesses .....                    | 4-6  |
| 4.3.1.1 | Write-Through Mode .....                   | 4-6  |
| 4.3.1.2 | Copyback Mode .....                        | 4-6  |
| 4.3.2   | Cache-Inhibited Accesses .....             | 4-7  |
| 4.3.3   | Special Accesses .....                     | 4-7  |
| 4.4     | Cache Protocol .....                       | 4-7  |
| 4.4.1   | Read Miss .....                            | 4-8  |
| 4.4.2   | Write Miss .....                           | 4-8  |
| 4.4.3   | Read Hit .....                             | 4-8  |
| 4.4.4   | Write Hit .....                            | 4-8  |
| 4.5     | Cache Coherency .....                      | 4-9  |
| 4.6     | Memory Accesses for Cache Maintenance..... | 4-11 |
| 4.6.1   | Cache Filling.....                         | 4-11 |
| 4.6.2   | Cache Pushes .....                         | 4-13 |
| 4.7     | Cache Operation Summary.....               | 4-13 |
| 4.7.1   | Instruction Cache.....                     | 4-14 |
| 4.7.2   | Data Cache.....                            | 4-15 |

### Section 5 Signal Description

|       |   |     |
|-------|---|-----|
| 5.1   | Address Bus (A31–A0) .....                            | 5-4 |
| 5.2   | Data Bus (D31–D0) .....                               | 5-5 |
| 5.3   | Transfer Attribute Signals.....                       | 5-5 |
| 5.3.1 | Transfer Type (TT1, TT0) .....                        | 5-5 |
| 5.3.2 | Transfer Modifier (TM2–TM0) .....                     | 5-6 |
| 5.3.3 | Transfer Line Number (TLN1, TLN0).....                | 5-6 |
| 5.3.4 | User-Programmable Attributes (UPA1, UPA0) .....       | 5-7 |
| 5.3.5 | Read/Write (R/W) .....                                | 5-7 |
| 5.3.6 | Transfer Size (SIZ1, SIZ0) .....                      | 5-7 |
| 5.3.7 | Lock ( $\overline{\text{LOCK}}$ ) .....               | 5-7 |
| 5.3.8 | Lock End ( $\overline{\text{LOCKE}}$ ) .....          | 5-7 |
| 5.3.9 | Cache Inhibit Out ( $\overline{\text{CIOUT}}$ ) ..... | 5-8 |
| 5.4   | Bus Transfer Control Signals .....                    | 5-8 |
| 5.4.1 | Transfer Start ( $\overline{\text{TS}}$ ).....        | 5-8 |

- The DLE pin name has been changed to JS0 on both the MC68040V and MC68LC040. In addition, the MC68040V contains three new pins, system clock disable (SCD), low frequency operation (LFO), and loss of clock (LOC).
- The MC68040V and MC68LC040 do not implement the data latch enable (DLE), multiplexed, or output buffer impedance selection modes of operation. They implement only the small output buffer mode of operation. All timing and drive capabilities on both devices are equivalent to those of the MC68040 in small output buffer impedance mode. The MC68040V has an additional mode of operation, the low-power stop mode of operation.
- The MC68040V and MC68LC040 do not contain an FPU, causing unimplemented floating-point exceptions to occur using a new stack frame format.
- The MC68040V is a 3.3 volt static microprocessor that operates down to 0 MHz.

For specific details on the MC68LC040, refer to **Appendix A MC68LC040**. For specific details on the MC68040V, refer to both **Appendix A MC68LC040** and **Appendix C MC68040V and MC68EC040V**. **Disregard all information concerning the FPU** when reading the following subsections.

### 1.1.2 MC68EC040 and MC68EC040V

The MC68EC040 and MC68EC040V are derivatives of the MC68040. They implement the same IU as the MC68040, but have no FPU or MMU, which embedded control applications generally do not require. The MC68EC040 is pin compatible with the MC68040. The following differences exist between the MC68EC040, MC68EC040V, and the MC68040:

- The DLE and MDIS pin names have been changed to JS0 and JS1, respectively.
- PTEST and PFLUSH instructions cause an undetermined number of bus cycles; the user should not execute these instructions.
- The access control unit (ACU) replaces the MMU. The MC68EC040 and MC68EC040V ACU has two data and two instruction registers that are called data and instruction transparent translation registers in the MC68040.
- The MC68EC040 and MC68EC040V do not implement the DLE, multiplexed, or output buffer impedance selection modes of operation. They only implement the small output buffer mode of operation. All MC68EC040 and MC68EC040V timing and drive capabilities are equivalent to the MC68040 in small output buffer mode.
- The MC68EC040 and MC68EC040V do not contain an FPU, causing unimplemented floating-point exceptions to occur using a new stack frame format.
- The MC68040V is a 3.3 volt static microprocessor that operates down to 0 MHz.

Refer to **Appendix B MC68EC040** for specific details on the MC68EC040. Refer to **Appendix B MC68EC040** and **Appendix C MC68040V and MC68EC040V** for specific details on the MC68EC040V. **Disregard information concerning the FPU and MMU** when reading the following subsections.


**Table 1-4. Instruction Set Summary (Continued)**

| Opcode      | Operation  | Syntax  |
|-------------|--|---|
| BTST        | –(bit number of Destination) $\varnothing$ Z;  | BTST Dn,<ea><br>BTST #<data>,<ea>   |
| CAS         | CAS Destination – Compare Operand $\varnothing$ cc;<br>if Z, Update Operand $\varnothing$ Destination<br>else Destination $\varnothing$ Compare Operand  | CAS Dc,Du,<ea>  |
| CAS2        | CAS2 Destination 1 – Compare 1 $\varnothing$ cc;<br>if Z, Destination 2 – Compare $\varnothing$ cc;<br>if Z, Update 1 $\varnothing$ Destination 1;<br>Update 2 $\varnothing$ Destination 2<br>else Destination 1 $\varnothing$ Compare 1;<br>Destination 2 $\varnothing$ Compare 2 | CAS2 Dc1–Dc2,Du1–Du2,(Rn1)–(Rn2)  |
| CHK         | If Dn < 0 or Dn > Source<br>then TRAP  | CHK <ea>,Dn   |
| CHK2        | If Rn < LB or If Rn > UB<br>then TRAP  | CHK2 <ea>,Rn  |
| CINV        | If supervisor state<br>then invalidate selected cache lines<br>else TRAP   | CINVL <cache>, (An)<br>CINVP <cache>, (An)<br>CINVA <cache>   |
| CLR         | 0 $\varnothing$ Destination  | CLR <ea>  |
| CMP         | Destination – Source $\varnothing$ cc  | CMP <ea>,Dn   |
| CMPA        | Destination – Source   | CMPA <ea>,An  |
| CMPI        | Destination – Immediate Data   | CMPI #<data>,<ea>   |
| CMPM        | Destination – Source $\varnothing$ cc  | CMPM (Ay)+,(Ax)+  |
| CMP2        | Compare Rn < LB or Rn > UB<br>and Set Condition Codes  | CMP2 <ea>,Rn  |
| CPUSH       | If supervisor state<br>then if data cache push selected dirty data<br>cache lines; invalidate selected cache lines<br>else TRAP  | CPUSHL <cache>, (An)<br>CPUSHP <cache>, (An)<br>CPUSHA <cache>  |
| DBcc        | If condition false<br>then (Dn–1 $\varnothing$ Dn;<br>If Dn $\neq$ –1<br>then PC + d <sub>n</sub> $\varnothing$ PC)  | DBcc Dn,<label>   |
| DIVS, DIVSL | Destination $\div$ Source $\varnothing$ Destination  | DIVS.W <ea>,Dn 32 $\div$ 16 $\varnothing$ 16r:16q<br>DIVS.L <ea>,Dq 32 $\div$ 32 $\varnothing$ 32q<br>DIVS.L <ea>,Dr:Dq 64 $\div$ 32 $\varnothing$ 32r:32q<br>DIVSL.L <ea>,Dr:Dq 32 $\div$ 32 $\varnothing$ 32r:32q |
| DIVU, DIVUL | Destination $\div$ Source $\varnothing$ Destination  | DIVU.W <ea>,Dn 32 $\div$ 16 $\varnothing$ 16r:16q<br>DIVU.L <ea>,Dq 32 $\div$ 32 $\varnothing$ 32q<br>DIVU.L <ea>,Dr:Dq 64 $\div$ 32 $\varnothing$ 32r:32q<br>DIVUL.L <ea>,Dr:Dq 32 $\div$ 32 $\varnothing$ 32r:32q |
| EOR         | Source $\oplus$ Destination $\varnothing$ Destination  | EOR Dn,<ea>   |
| EORI        | Immediate Data $\oplus$ Destination $\varnothing$ Destination  | EORI #<data>,<ea>   |
| EORI to CCR | Source $\oplus$ CCR $\varnothing$ CCR  | EORI #<data>,CCR  |
| EORI to SR  | If supervisor state<br>then Source $\oplus$ SR $\varnothing$ SR<br>else TRAP   | EORI #<data>,SR   |

effective address. Also, some instructions access multiple memory operands and initiate fetches for each operand.

The instruction finishes execution in the execute stage. Instructions with write-back operands to memory generate pending write accesses that are passed to the write-back stage. The write occurs to the data memory unit if it is not busy. If the following instruction, which is in the <ea> fetch stage, requires an operand fetch, the write-back stalls in the write-back stage since it is at a lower priority. The write-back can stall indefinitely until either the data memory unit is free or another write is pending from the execution stage.

Figure 2-2 illustrates a write cycle, which begins in the IU pipeline. The IU stores the logical address and data for a write operation in a temporary holding register (WB3). Write operation control passes from the IU to the data memory unit once the data memory unit is idle. When the data memory unit receives the logical address and data from the IU, it stores the logical address and data to a second temporary holding register (WB2). The data memory unit then translates the logical address into a physical address. If the address translation is successful, the data memory unit either stores an address translation in the data cache (write hit) or passes it to the bus controller (write-through with write miss). Once the bus controller is ready to execute the external write operation, it multiplexes the data to the correct data byte lanes and stores the multiplexed data and physical address into a third holding register (WB1). WB1 is used in the actual write operation seen on the address and data buses. **Appendix B MC68EC040** contains details on address translation in the MC68EC040.



**Figure 2-2. Write-Back Cycle Block Diagram**

By appropriately configuring a TTR, flexible transparent mappings can be specified (refer to **3.1.3 Transparent Translation Registers** for field identification). For instance, to transparently translate the user address space, the S-field is set to \$0, and the logical address mask is set to \$FF in both an instruction and data TTR. To transparently translate supervisor accesses of addresses \$00000000–\$0FFFFFFF with write protection, the logical base address field is set to \$0x, the logical address mask is set to \$0F, the W-bit is set to one, and the S-field is set to \$1. The inclusion of independent TTRs in both the instruction and data MMUs provides an exception to the merged instruction and data address space, allowing different translations for instruction and operand accesses. Also, since the instruction memory unit is only used for instruction prefetches, different instruction and data TTRs can cause PC relative operand fetches to be translated differently from instruction prefetches.

If either of the TTRs matched during an access to a memory unit (either instruction or data), the access is transparently translated. If both registers match, the TT0 status bits are used for the access. Transparent translation can also be implemented by the translation tables of the translation tables if the physical addresses of pages are set equal to their logical addresses.

### 3.5 ADDRESS TRANSLATION SUMMARY

The instruction and data MMUs process translations by first comparing the logical address and privilege mode with the parameters of the TTRs. If there is a match, the MMU uses the logical address as a physical address for the access. If there is no match, the MMU compares the logical address and privilege mode with the tag portions of the entries in the ATC and uses the corresponding physical address for the access when a match occurs. When neither a TTR nor a valid ATC entry matches, the MMU initiates a table search operation to obtain the corresponding physical address from the translation table. When a table search is required, the processor suspends instruction execution activity and, at the end of a successful table search, stores the address mapping in the appropriate ATC and retries the access. The MMU creates a valid ATC entry for the logical address, and the access is retried. If an access hits in the ATC but an access error or invalid page descriptor was detected during the table search that created the ATC entry, the access is aborted, and a bus error exception is taken.

If a write or read-modify-write access results in an ATC hit but the page is write protected, the access is aborted, and an access error exception is taken. If the page is not write protected and the modified bit of the ATC entry is clear, a table search proceeds to set the modified bit in both the page descriptor in memory and in the ATC; the access is retried. The ATC provides the address translation for the access if the modified bit of the ATC entry is set for a write or read-modify-write access to an unprotected page, if the resident bit is set (indicating the table search for the entry completed successfully), and if none of the TTRs (instruction or data, as appropriate) match.

An ATC access error is not reported immediately, if the last 16 bits of a page is either an A-line, illegal, CHK, or unimplemented instruction and the next page is non-resident. Instead, the M68040 attempts to prefetch the next instruction on the missing page, then the ATC access error exception is reported. The stacked PC points to the exceptional

**Table 6-2. Boundary Scan Bit Definitions (Continued)**

| Bit | Cell Type | Pin/Cell Name | Pin Type         | Output Ctrl Cell | Bit | Cell Type | Pin/Cell Name | Pin Type               | Output Ctrl Cell |
|-----|-----------|---------------|------------------|------------------|-----|-----------|---------------|------------------------|------------------|
| 74  | O.Latch   | D21           | I/O <sup>2</sup> | io.db            | 111 | I.Pin     | D26           | I/O                    | io.db            |
| 75  | O.Latch   | D22           | I/O <sup>2</sup> | io.db            | 112 | I.Pin     | D27           | I/O                    | io.db            |
| 76  | O.Latch   | D23           | I/O <sup>2</sup> | io.db            | 113 | I.Pin     | D28           | I/O                    | io.db            |
| 77  | O.Latch   | D24           | I/O <sup>2</sup> | io.db            | 114 | I.Pin     | D29           | I/O                    | io.db            |
| 78  | O.Latch   | D25           | I/O <sup>2</sup> | io.db            | 115 | I.Pin     | D30           | I/O                    | io.db            |
| 79  | O.Latch   | D26           | I/O <sup>2</sup> | io.db            | 116 | I.Pin     | D31           | I/O                    | io.db            |
| 80  | O.Latch   | D27           | I/O <sup>2</sup> | io.db            | 117 | O.Latch   | A9            | I/O <sup>2</sup>       | io.ab            |
| 81  | O.Latch   | D28           | I/O <sup>2</sup> | io.db            | 118 | I.Pin     | A9            | I/O                    | io.ab            |
| 82  | O.Latch   | D29           | I/O <sup>2</sup> | io.db            | 119 | O.Latch   | A8            | I/O <sup>2</sup>       | io.ab            |
| 83  | O.Latch   | D30           | I/O <sup>2</sup> | io.db            | 120 | I.Pin     | A8            | I/O                    | io.ab            |
| 84  | O.Latch   | D31           | I/O <sup>2</sup> | io.db            | 121 | O.Latch   | A7            | I/O <sup>2</sup>       | io.ab            |
| 85  | I.Pin     | D0            | I/O              | io.db            | 122 | I.Pin     | A7            | I/O                    | io.ab            |
| 86  | I.Pin     | D1            | I/O              | io.db            | 123 | O.Latch   | A6            | I/O <sup>2</sup>       | io.ab            |
| 87  | I.Pin     | D2            | I/O              | io.db            | 124 | I.Pin     | A6            | I/O                    | io.ab            |
| 88  | I.Pin     | D3            | I/O              | io.db            | 125 | O.Latch   | A5            | I/O <sup>2</sup>       | io.ab            |
| 89  | I.Pin     | D4            | I/O              | io.db            | 126 | I.Pin     | A5            | I/O                    | io.ab            |
| 90  | I.Pin     | D5            | I/O              | io.db            | 127 | O.Latch   | A4            | I/O <sup>2</sup>       | io.ab            |
| 91  | I.Pin     | D6            | I/O              | io.db            | 128 | I.Pin     | A4            | I/O                    | io.ab            |
| 92  | I.Pin     | D7            | I/O              | io.db            | 129 | O.Latch   | A3            | I/O <sup>2</sup>       | io.ab            |
| 93  | I.Pin     | D8            | I/O              | io.db            | 130 | I.Pin     | A3            | I/O                    | io.ab            |
| 94  | I.Pin     | D9            | I/O              | io.db            | 131 | O.Latch   | A2            | I/O <sup>2</sup>       | io.ab            |
| 95  | I.Pin     | D10           | I/O              | io.db            | 132 | I.Pin     | A2            | I/O                    | io.ab            |
| 96  | I.Pin     | D11           | I/O              | io.db            | 133 | O.Latch   | A1            | I/O <sup>2</sup>       | io.ab            |
| 97  | I.Pin     | D12           | I/O              | io.db            | 134 | I.Pin     | A1            | I/O                    | io.ab            |
| 98  | I.Pin     | D13           | I/O              | io.db            | 135 | O.Latch   | A0            | I/O <sup>2</sup>       | io.ab            |
| 99  | I.Pin     | D14           | I/O              | io.db            | 136 | I.Pin     | A0            | I/O                    | io.ab            |
| 100 | I.Pin     | D15           | I/O              | io.db            | 137 | O.Latch   | TM2           | TS-Output <sup>2</sup> | io.0             |
| 101 | I.Pin     | D16           | I/O              | io.db            | 138 | O.Latch   | TM1           | TS-Output <sup>2</sup> | io.0             |
| 102 | I.Pin     | D17           | I/O              | io.db            | 139 | O.Latch   | TM0           | TS-Output <sup>2</sup> | io.0             |
| 103 | I.Pin     | D18           | I/O              | io.db            | 140 | O.Latch   | TLN1          | TS-Output <sup>2</sup> | io.0             |
| 104 | I.Pin     | D19           | I/O              | io.db            | 141 | O.Latch   | TLN0          | TS-Output <sup>2</sup> | io.0             |
| 105 | I.Pin     | D20           | I/O              | io.db            | 142 | O.Latch   | SIZ0          | I/O <sup>2</sup>       | io.0             |
| 106 | I.Pin     | D21           | I/O              | io.db            | 143 | I.Pin     | SIZ0          | I/O                    | io.0             |
| 107 | I.Pin     | D22           | I/O              | io.db            | 144 | O.Latch   | R/w           | I/O <sup>2</sup>       | io.0             |
| 108 | I.Pin     | D23           | I/O              | io.db            | 145 | I.Pin     | R/w           | I/O                    | io.0             |
| 109 | I.Pin     | D24           | I/O              | io.db            | 146 | O.Latch   | LOCKE         | TS-Output <sup>2</sup> | io.1             |
| 110 | I.Pin     | D25           | I/O              | io.db            | 147 | O.Latch   | SIZ1          | I/O <sup>2</sup>       | io.0             |



### 7.4.1 Byte, Word, and Long-Word Read Transfers

During a read transfer, the processor receives data from a memory or peripheral device. Since the data read for a byte, word, or long-word access is not placed in either of the internal caches by definition, the processor ignores the level on the transfer cache inhibit ( $\overline{\text{TCI}}$ ) signal when latching the data. The bus controller performs byte, word, and long-word read transfers for the following cases:

- Accesses to a disabled cache.
- Accesses to a memory page that is specified noncachable.
- Accesses that are implicitly noncachable (read-modify-write accesses and accesses to an alternate logical address space via the MOVES instruction).
- Accesses that do not allocate in the data cache on a read miss (table searches, exception vector fetches, and exception stack deallocation for an RTE instruction).
- The first transfer of a line read is terminated with transfer burst inhibit ( $\overline{\text{TBI}}$ ), forcing completion of the line access using three additional long-word read transfers.

Figure 7-8 is a flowchart for byte, word, and long-word read transfers. Bus operations are similar for each case and vary only with the size indicated and the portion of the data bus used for the transfer. Figure 7-9 is a functional timing diagram for byte, word, and long-word read transfers.




Figure 7-8. Byte, Word, and Long-Word Read Transfer Flowchart

(Except MC68EC040 and MC68EC040V) for information on the M68040 and MC68LC040 memory units and **Appendix B MC68EC040** for information on the MC68EC040 memory unit.

The processor asserts  $\overline{TS}$  during C1 to indicate the beginning of a bus cycle. If not already asserted from a previous bus cycle,  $\overline{TIP}$  is also asserted at this time to indicate that a bus cycle is active.

#### Clock 2 (C2)

During the first half of the first clock after C1, the processor negates  $\overline{TS}$ . The selected device uses  $R/\overline{W}$ ,  $SIZ1$ , and  $SIZ0$  to place the data on the data bus. (The first transfer must supply the long word at the corresponding long-word boundary.) Concurrently, the selected device asserts  $\overline{TA}$  and either negates or asserts  $\overline{TBI}$  to indicate it can or cannot support a burst transfer. At the end of the first clock cycle after C1, the processor samples the level of  $\overline{TA}$ ,  $\overline{TBI}$ , and  $\overline{TCI}$  and latches the current value on the data bus. If  $\overline{TA}$  is asserted, the transfer terminates and the data is passed to the appropriate memory unit. If  $\overline{TA}$  is not recognized asserted, the processor ignores the data and inserts wait states instead of terminating the transfer. The processor continues to sample  $\overline{TA}$ ,  $\overline{TBI}$ , and  $\overline{TCI}$  on successive rising edges of BCLK until  $\overline{TA}$  is recognized asserted. The latched data and the level on  $\overline{TCI}$  are then passed to the appropriate memory unit.

If  $\overline{TBI}$  was negated with  $\overline{TA}$ , the processor continues the cycle with C3. Otherwise, if  $\overline{TBI}$  was asserted, the line transfer is burst inhibited, and the processor reads the remaining three long words using long-word read bus cycles. The processor increments A3 and A2 for each read, and the new address is placed on the address bus for each bus cycle. Refer to **7.4.1 Byte, Word, and Long-Word Read Transfers** for information on long-word reads. If no wait states are generated, a burst-inhibited line read completes in eight clocks instead of the five required for a burst read.


#### Clock 3 (C3)

The processor holds the address and transfer attribute signals constant during C3. The selected device must increment A3 and A2 to reference the next long word to transfer, place the data on the data bus, and assert  $\overline{TA}$ . At the end of C3, the processor samples the level of  $\overline{TA}$  and latches the current value on the data bus. If  $\overline{TA}$  is asserted, the transfer terminates, and the second long word of data is passed to the appropriate memory unit. If  $\overline{TA}$  is not recognized asserted at the end of C3, the processor ignores the latched data and inserts wait states instead of terminating the transfer. The processor continues to sample  $\overline{TA}$  on successive rising edges of BCLK until it is recognized. The latched data is then passed to the appropriate memory unit.

#### Clock 4 (C4)

This clock is identical to C3 except that once  $\overline{TA}$  is recognized asserted, the latched value corresponds to the third long word of data for the burst.

On the initial cycle of a line transfer, a retry causes the processor to retry the bus cycle as illustrated in Figure 7-29. However, the processor recognizes a retry signaled during the second, third, or fourth cycle of a line as a bus error and causes the processor to abort the line transfer. A burst-inhibited line transfer can only be retried on the initial transfer. A burst-inhibited line transfer aborts if a retry is signaled for any of the three long-word transfers used to complete the line transfer. Negating the bus grant ( $\overline{BG}$ ) signal on the M68040 while asserting both  $\overline{TA}$  and  $\overline{TEA}$  provides a relinquish and retry operation for any bus cycle that can be retried (see Figure 7-31).



**Figure 7-29. Retry Operation on Line Write**

## 7.9 BUS SNOOPING OPERATION

When required, the M68040 can monitor alternate bus master transfers and intervene in the access to maintain cache coherency. The encoding of the SCx signals generated by the alternate bus master for each bus cycle controls the process of bus monitoring and intervention called snooping. Only byte, word, long-word, and line bus transfers can be snooped. Refer to **Section 4 Instruction and Data Caches** for SCx encodings.

When the M68040 recognizes that an alternate bus master has asserted  $\overline{TS}$ , the processor latches the level on the byte offset, SIZx, TMx, and R/ $\overline{W}$  signals during the rising edge of BCLK for which  $\overline{TS}$  is first asserted. The processor then evaluates the SCx and TTx signals to determine the type of access (TTx = \$0 or \$1), if it is snoopable, and, if so, how it should be snooped. If snooping is enabled for the access, the processor inhibits memory from responding by continuing to assert the memory inhibit signal ( $\overline{MI}$ ) while checking the internal caches for matching lines. During the snooped bus cycle, the M68040 ignores all  $\overline{TA}$  assertions while  $\overline{MI}$  is asserted. Unless the data cache contains a dirty line corresponding to the access and the requested snoop operation indicates sink data for a write or source data for a read,  $\overline{MI}$  is negated, and memory is allowed to respond and complete the access. Otherwise, the processor continues to intervene in the access by keeping  $\overline{MI}$  asserted and responding to the alternate bus master as a slave device. The processor monitors the levels of  $\overline{TA}$ ,  $\overline{TEA}$ , and  $\overline{TBI}$  to detect normal, bus error, retry, and burst-inhibited terminations. Note that for alternate bus master burst-inhibited line transfers, the M68040 snoops each of the four resulting long-word transfers. If snooping is disabled,  $\overline{MI}$  is negated, and the M68040 counts the appropriate number of  $\overline{TA}$  or  $\overline{TEA}$  assertions before proceeding. For example, if the SIZx signals are pulled high, the M68040 requires four  $\overline{TA}$  assertions, one  $\overline{TEA}$  assertion, or one retry termination before proceeding.

As a bus master, the M68040 can be configured to request snooping operations on a page-by-page basis. The UPx signals are connected to the SCx inputs of the snooping processors. Appropriately programming the user attribute bits in the corresponding page descriptor selects the required snooping operation for a page. Refer to **Section 3 Memory Management Unit (Except MC68EC040 and MC68EC040V)** for details on configuring the caching mode and user attribute bits for each memory page for the M68040 and MC68LC040, and refer to **Appendix B MC68EC040** for the MC68EC040.

In a system with multiple bus masters, the memory unit must wait for each snooping bus master to negate  $\overline{MI}$  before responding to an access. A termination signal asserted before the negation of  $\overline{MI}$  leads to undefined operation and must be avoided at all costs. Also, if the system contains multiple caching masters, then each master must access shared data using write-through pages that allow writes to the data to be snooped by other masters. The copyback caching mode is typically used for data local to a processor because in a multimaster caching system only one master at a time can access a given page of copyback data. The copyback caching mode also prevents multiple snooping processors from intervening in a specific access.

For processor resets after the initial power-on reset,  $\overline{RSTI}$  should be asserted for at least 10 clock periods. Figure 7-45 illustrates timings associated with a reset when the processor is executing bus cycles. Note that  $\overline{BB}$  and  $\overline{TIP}$  (and  $\overline{TA}$  if driven during a snoop access) are negated before transitioning to a three-state level.




Figure 7-45. Normal Reset Timing

Resetting the processor causes any bus cycle in progress to terminate as if  $\overline{TA}$  or  $\overline{TEA}$  had been asserted. In addition, the processor initializes registers appropriately for a reset exception. **Section 8 Exception Processing** describes exception processing. When a RESET instruction is executed, the processor drives the reset out ( $\overline{RSTO}$ ) signal for 512 BCLK cycles. In this case, the processor resets the external devices of the system, and the internal registers of the processor are unaffected. The external devices connected to the  $\overline{RSTO}$  signal are reset at the completion of the RESET instruction. An  $\overline{RSTI}$  signal that is asserted to the processor during execution of a RESET instruction immediately resets the processor and causes the  $\overline{RSTO}$  signal to negate.  $\overline{RSTO}$  can be logically ANDed with the external signal driving  $\overline{RSTI}$  to derive a system reset signal that is asserted for both an external processor reset and execution of a RESET instruction.

**Table 9-12. Overflow Rounding Mode Values**

| Rounding Mode | Result   |
|---------------|--|
| RN            | Infinity, with the sign of the intermediate result.                              |
| RZ            | Largest magnitude number, with the sign of the intermediate result.              |
| RM            | For positive overflow, largest positive number; for negative overflow, infinity. |
| RP            | For positive overflow, infinity; for negative overflow, largest negative number. |

- a. If the user OVFL exception handler is disabled, the M68040FPSP OVFL exception handler checks for an INEX1 or INEX2 exception condition with the user INEX exception handler enabled. If not, the processor returns to normal instruction flow. Otherwise, the M68040FPSP OVFL exception handler restores the FPU to its exceptional state, cleans up the stack to the conditions prior its execution, and continues instruction execution at the user INEX exception handler. No parameters are passed to the user INEX exception handler since the M68040FPSP OVFL exception handler provides the illusion that it never existed. Otherwise, the M68040FPSP OVFL exception handler returns the processor to normal processing.
- b. If the user OVFL exception handler is enabled, the M68040FPSP OVFL restores the FPU to its exceptional state, cleans up the stack to the conditions prior to execution, and continues instruction execution at the user OVFL exception handler. No parameters are passed to the user OVFL exception handler since the M68040FPSP OVFL exception handler provides the illusion that it never existed.

The user OVFL exception handler must execute an FSAVE as its first floating-point instruction. The destination contains the rounding mode values listed in Table 9-12, and the user OVFL exception handler can choose to modify these values. The E3 and E1 bits of the floating-point state frame are examined to determine which fields on the floating-point state frame are valid. E3 always takes precedence and must be serviced first. Table 9-16 lists the floating-point state frame fields for OVFL exceptions with E3 set or with E3 clear and E1 set. Note that it is possible for an FADD, FSUB, FMUL, and FDIV to report a post-instruction exception, although these instructions normally generate a pre-instruction exception. The following example illustrates the reason why a post-instruction exception is generated.

```
FADD    FP2,FP0    ; this instruction generates an overflow exception
FMOVE   FP0, <ea> ; this instruction is executing when overflow occurs
```

In this example, assume that the FMOVE instruction starts once the FADD instruction generates an overflow. Given the register dependency on FP0, the destination of the FADD instruction, FP0 needs to be resolved prior to FMOVE instruction execution. For this example, there is no choice but to have the FADD instruction report a post-instruction exception immediately. Note that for this case, even though the T-bit of the floating-point state frame is set, (post-instruction exception), it does not imply an FMOVE OUT instruction. Therefore, the effective address field in the format \$3 stack frame is invalid.

The FMOVE OUT instruction generates a post-instruction exception. For this case, the effective address field in the format \$3 stack frame points to the destination memory location. If the destination is an integer data register, the FPIAR points to the F-line word

**10.5 MISCELLANEOUS INTEGER UNIT INSTRUCTION TIMINGS**

| Instruction                 | Condition            | <ea> Calculate | Execute             |
|-----------------------------|----------------------|----------------|---------------------|
| ABCD                        | Dy,Dx                | 1              | 3                   |
|                             | -(Ay),-(Ax)          | 3              | 1 <sub>L</sub> + 3  |
| ADDX                        | Dy,Dx                | 1              | 1                   |
|                             | -(Ay),-(Ax)          | 3              | 1 <sub>L</sub> + 2  |
| ANDI #<xxx>,CCR             | —                    | 1              | 4                   |
| ANDI #<xxx>,SR <sup>a</sup> | —                    | 9              | 1 <sub>L</sub> + 8  |
| Bcc                         | Branch Taken         | 2              | 2                   |
|                             | Branch Not Taken     | 3              | 3                   |
| BRA                         | Branch Taken         | 2              | 2                   |
|                             | Branch Not Taken     | 3              | 3                   |
| BSR <offset>                | —                    | 2              | 1 <sub>L</sub> + 1  |
| CAS2 <sup>b</sup>           | True                 | 56             | 6 <sub>L</sub> + 49 |
|                             | False                | 51             | 6 <sub>L</sub> + 44 |
| CMPM                        | —                    | 3              | 1 <sub>L</sub> + 2  |
| DBcc <sup>c</sup>           | False, Count > -1    | 3              | 3                   |
|                             | False, Count = -1    | 4              | 4                   |
|                             | True                 | 4              | 4                   |
| EORI #<xxx>,CCR             | —                    | 1              | 4                   |
| EORI #<xxx>,SR <sup>a</sup> | —                    | 9              | 1 <sub>L</sub> + 8  |
| EXG                         | Dy,Dx                | 1              | 1                   |
|                             | Ay,Ax                | 2              | 1 <sub>L</sub> + 1  |
|                             | Dy,Ax                | 1              | 1                   |
| EXT                         | Word                 | 1              | 2                   |
|                             | Long Word            | 1              | 1                   |
| EXTB                        | Long Word            | 1              | 1                   |
| ILLEGAL <sup>a</sup>        | A-Line Unimplemented | 16             | 16                  |
|                             | F-Line Unimplemented | 16             | 16                  |
| LINK                        | —                    | 3              | 2 <sub>L</sub> + 1  |
| MOVE USP                    | USP,An               | 3              | 2 <sub>L</sub> + 1  |
|                             | An,USP <sup>a</sup>  | 7              | 1 <sub>L</sub> + 6  |
| MOVE16 <sup>c,d</sup>       | (Ax)+,(Ay)+          | 6              | 1 <sub>L</sub> + 7  |
|                             | xxx.L,(An)           | 4              | 7                   |
|                             | xxx.L,(An)+          | 5              | 8                   |
|                             | (An),xxx.L           | 4              | 7                   |
|                             | (An)+,xxx.L          | 4              | 7                   |
| MOVEC <sup>b</sup>          | Rn,Rc                | 7              | 1 <sub>L</sub> + 6  |
|                             | Rc,Rn                | 11             | 1 <sub>L</sub> + 10 |
| MOVEP <sup>c</sup>          | MOVEP.W Dn,d16(An)   | 11             | 2 <sub>L</sub> + 9  |
|                             | MOVEP.L Dn,d16(An)   | 13             | 2 <sub>L</sub> + 11 |
|                             | MOVEP.W d16(An),Dn   | 4              | 2 <sub>L</sub> + 5  |
|                             | MOVEP.L d16(An),Dn   | 8              | 2 <sub>L</sub> + 8  |
| MOVEQ                       | —                    | 1              | 1                   |
| NOP <sup>a</sup>            | —                    | 8              | 1 <sub>L</sub> + 7  |

10.7.2 Integer Unit Support Timings (Continued)

| Addressing Mode       | FMOVE/FMOVEM to/from 1 Control Register <sup>a</sup> |                     | FMOVEM <list>,<ea> and <ea>,<list> <sup>a,b</sup> |                     | FSc <sup>a</sup> |                     |
|-----------------------|--|---------------------|---|---------------------|------------------|---------------------|
|                       | <ea> Calculate                                       | Execute             | <ea> Calculate                                    | Execute             | <ea> Calculate   | Execute             |
| Dn                    | 2  | 1 <sub>L</sub> + 2  | —   | —                   | 5                | 6                   |
| An                    | 2  | 1 <sub>L</sub> + 2  | —   | —                   | —                | —                   |
| (An)                  | 4  | 2 <sub>L</sub> + 3  | 17  | 2 <sub>L</sub> + 15 | 4                | 5                   |
| (An)+                 | 4  | 2 <sub>L</sub> + 3  | 17  | 2 <sub>L</sub> + 15 | 6                | 2 <sub>L</sub> + 5  |
| -(An)                 | 5  | 3 <sub>L</sub> + 3  | 16  | 1 <sub>L</sub> + 15 | 6                | 2 <sub>L</sub> + 5  |
| (xxx).W, (xxx).L      | 4  | 2 <sub>L</sub> + 3  | 19  | 3 <sub>L</sub> + 15 | 4                | 5                   |
| #<xxx>                | 4  | 2 <sub>L</sub> + 3  | 19  | 1 <sub>L</sub> + 17 | —                | —                   |
| (d <sub>16</sub> ,An) | 4  | 2 <sub>L</sub> + 3  | 17  | 2 <sub>L</sub> + 15 | 4                | 5                   |
| (d <sub>16</sub> ,PC) | 5  | 4 <sub>L</sub> + 3  | —   | —                   | —                | —                   |
| (dg,An,Xn)            | 5  | 6                   | 19  | 18                  | 7                | 8                   |
| (dg,PC,Xn)            | 6  | 1 <sub>L</sub> + 6  | 20  | 1 <sub>L</sub> + 18 | —                | —                   |
| (An,Xn)               | 7  | 1 <sub>L</sub> + 7  | 20  | 1 <sub>L</sub> + 19 | 9                | 1 <sub>L</sub> + 9  |
| (bd,An,Xn)            | 8  | 1 <sub>L</sub> + 8  | 21  | 1 <sub>L</sub> + 20 | 10               | 1 <sub>L</sub> + 10 |
| ([bd,An,Xn])          | 11   | 1 <sub>L</sub> + 11 | 25  | 1 <sub>L</sub> + 23 | 13               | 1 <sub>L</sub> + 13 |
| ([bd,An,Xn],od)       | 12   | 1 <sub>L</sub> + 13 | 25  | 1 <sub>L</sub> + 24 | 14               | 1 <sub>L</sub> + 14 |
| ([bd,An],Xn)          | 12   | 3 <sub>L</sub> + 10 | 26  | 3 <sub>L</sub> + 22 | 14               | 3 <sub>L</sub> + 12 |
| ([bd,An],Xn,od)       | 13   | 3 <sub>L</sub> + 12 | 26  | 3 <sub>L</sub> + 23 | 15               | 3 <sub>L</sub> + 13 |

NOTES:

- a. Timings are for an idle floating-point unit. Same as FMOVE <ea>,FPCR.
- b. Add three clocks to both <ea> calculate and execute times for each additional floating-point register. Add one clock to both <ea> calculate and execute times for dynamic register list.






Figure A-3. MC68LC040 Functional Signal Groups

### A.1 MC68LC040 DIFFERENCES

The following differences exist between the MC68LC040 and MC68040:

- The MC68LC040 does not implement the small output bufferr impedance selection mode.
- The DLE pin name has been changed to JS0
- The MC68LC040 does not implement the data latch (DLE) or multiplexed bus modes of operation. All timing and drive capabilities of the MC68LC040 are equivalent to those of the MC68040 in small output buffer impedance mode.
- The MC68LC040 does not contain an FPU, which causes unimplemented floating-point exceptions to occur using a new eight-word stack frame format.

## A.2 INTERRUPT PRIORITY LEVEL ( $\overline{\text{IPL2}}\text{--}\overline{\text{IPL0}}$ )

The  $\overline{\text{IPL2}}\text{--}\overline{\text{IPL0}}$  pins do not have any affect on the selection of output buffer impedance.

## A.3 JTAG SCAN (JS0)

The MC68040 DLE pin name has been changed to JS0. During normal operation, the JS0 pin cannot float, it must be tied to GND or Vcc directly or through a resistor. During board testing, this pin retains the functionality of the JTAG scan of the MC68040 for compatibility purposes. Refer to **Section 6 IEEE 1149.1A Test Access Port (JTAG)** for details concerning IEEE 1149.1 *Standard Test Access Port and Boundary Scan Architecture*.

## A.4 DATA LATCH AND MULTIPLEXED BUS MODES

The MC68LC040 does not implement the data latch or multiplexed modes of operation. The  $\overline{\text{CDIS}}$  pin is ignored at the rising edge of reset. All timing and drive capabilities of the MC68LC040 are equivalent to those of the MC68040 in small output buffer impedance mode.

## A.5 FLOATING-POINT UNIT (FPU)

The FPU is not implemented on the MC68LC040. All floating-point instructions cause an unimplemented floating-point exception to be taken with a new eight-word stack frame (format \$4). The stack frame contains the status register (SR), program counter (PC), vector offset, effective address of the operand (where applicable), and PC value of the unimplemented floating-point instruction.

### A.5.1 Unimplemented Floating-Point Instructions and Exceptions

All legal MC68040 and MC68881/MC68882 floating-point instructions are defined as unimplemented floating-point instructions on the MC68LC040. These instructions generate a format \$4 stack frame during exception processing before taking an F-line exception. These instructions trap as an F-line exception, and the F-line exception handler can emulate them in software to maintain user-object-code compatibility.

The MC68LC040 assists the emulation process by distinguishing unimplemented floating-point instructions from other unimplemented F-line instructions. To aid emulation, the effective address is calculated and saved in the format \$4 stack frame. This simplifies and speeds up the emulation process by eliminating the need for the emulation routine to determine the effective address and by providing information required to emulate the instruction on the exception stack frame in the supervisor address space. However, the floating-point instruction can reside in user space; therefore, the floating-point unimplemented exception handler may need to access user instruction space. The following processing steps occur for an unimplemented floating-point instruction:

1. When an unimplemented floating-point instruction is encountered, the instruction is partially decoded, and the effective address is calculated, if required.
2. The processor waits for all previous integer instructions, write-backs, and associated exception processing to complete before beginning exception processing for the unimplemented floating-point instruction. Any access error that occurs in completing the write-backs causes an access error exception, and the resulting stack frame indicates




Figure A-9. Other Signal Timing

$\overline{RSTO}$  are reset at the completion of the RESET instruction. An  $\overline{RSTI}$  signal that is asserted to the processor during execution of a RESET instruction immediately resets the processor and causes  $\overline{RSTO}$  to negate.  $\overline{RSTO}$  can be logically ANDed with the external signal driving  $\overline{RSTI}$  to derive a system reset signal that is asserted for both an external processor reset and execution of a RESET instruction.

## B.5 EXCEPTION PROCESSING

The MC68EC040 provides five different stack frames for exception processing and allows for a MC68040-specific stack frame. Refer to **Section 8 Exception Processing** for details on exception processing.

### B.5.1 Unimplemented Floating-Point Instructions and Exceptions

All legal MC68040 and MC68881/MC68882 floating-point instructions are defined as unimplemented floating-point instructions on the MC68EC040. These instructions generate an eight-word stack frame (format \$4) during exception processing before taking an F-line exception. These instructions trap as an F-line exception and can be emulated in software by the F-line exception handler to maintain user-object-code compatibility.

The MC68EC040 assists the emulation process by distinguishing unimplemented floating-point instructions from other unimplemented F-line instructions. To aid emulation, the effective address is calculated and saved in the format \$4 stack frame. This simplifies and speeds up the emulation process by eliminating the need for the emulation routine to determine the effective address and by providing information required to emulate the instruction on the exception stack frame in the supervisor address space. However, the floating-point instruction can reside in user space; therefore, the floating-point unimplemented exception handler may need to access user instruction space. The following processing steps occur for an unimplemented floating-point instruction:

1. When an unimplemented floating-point instruction is encountered, the instruction is partially decoded, and the effective address is calculated, if required.
2. The processor waits for all previous integer instructions, write-backs, and associated exception processing to complete before beginning exception processing for the unimplemented floating-point instruction. Any access error that occurs in completing the write-backs causes an access error exception, and the resulting stack frame indicates a pending unimplemented floating-point instruction exception. The access error exception handler then completes the write-backs in software, and exception processing for the unimplemented floating-point instruction exception begins immediately after return from the access error handler.
3. The processor begins exception processing for the unimplemented floating-point instruction by making an internal copy of the current SR. The processor then enters the supervisor mode and clears the trace bits (T1 and T0). It creates a format \$4 stack frame and saves the internal copy of the SR, PC, vector offset, calculated effective address, and PC value of the faulted instruction in the stack frame.

The effective address field of the format \$4 stack frame contains the calculated effective address of the operand for the faulted floating-point instruction using the addressing mode in which the effective address is calculated. For immediate and register

**INDEX**

**–A–**

Access Control Unit, 1-2, B-4, B-5  
 Access Control Unit Register, B-5;  
     Field Definitions, B-6–B-7  
 Access Error, 1-5, 3-22, 3-23, 3-24, 5-14, 7-37,  
     7-43, 8-20, 9-21, A-6, A-7, B-11  
 Access Fault, 3-9, 8-6, 8-7  
 Access Serialization, 7-44  
 Acknowledge Bus Cycle  
     Breakpoint Operation, 7-29, 7-35, 9-20  
     Interrupt Operation, 5-12, 7-31,  
         7-29–7-35, 8-2  
 Address Bus, 7-1  
 Address Collisions, 7-43  
 Address Error, 7-6, 7-43, 8-8  
 Address Registers, 1-8, 2-4  
 Addressing Modes, 1-10, 2-5, 10-3, 10-4  
     Brief Extension Word Format, 10-7  
     Full Extension Word Format, 10-7  
     Index Scaling, 1-9, 1-10  
     Index Sizing, 1-9, 1-10  
     Memory Indirect, 2-2  
     Postincrement, 1-9  
     Predecrement, 1-9  
     Program Counter Indirect, 1-9, 1-10  
     Program Counter Relative, 7-6  
     Register Indirect, 1-9, 1-10  
 Address Translation, 3-1  
 Address Translation Cache, 1-4, 3-2, 3-3, 3-4,  
     3-7, 3-26, 5-8, 5-14, 8-7, 8-18  
 Address Translation Cache Entry, 3-15, 3-30, 4-2  
     Field Definitions, 3-27, 3-28  
 Airflow, 11-29, 11-31  
 Alternate Bus Master, 4-1, 4-8, 4-9, 5-4, 5-5, 5-8,  
     5-9  
 Arithmetic Floating-Point Exceptions,  
     *see* Floating-Point Exceptions  
 Automatic Test Pattern Generation (ATPG), 6-5  
 Autovector, 7-33, 7-34

**–B–**

Boundary Scan Control, 6-6, 6-9  
 Breakpoint Operations, 8-12  
     Bus Cycle, 7-29, 7-35, 9-20  
 BSDL Description, 6-15

Buffer Selection, 7-69  
 Burst Mode Operations, 4-3, 4-11, 5-9  
 Burst Bus Cycles, *see* Bus Cycles  
 Burst-Inhibited Bus Cycles, *see* Bus Cycles  
 Bus Arbitration, 7-44–7-58  
     Disregard Request Condition, 7-50  
     Indeterminate Condition, 7-49, 7-58  
 Bus Arbitration States, 7-46–7-49  
     Explicit Bus Ownership, 7-45  
     Implicit Bus Ownership, 7-67  
         with Direct Memory Access, 7-56  
 Bus Controller, 1-5, 7-6, 7-10, 7-13, 7-20, 7-45,  
     8-7, 10-8  
 Bus Cycles,  
     Burst, 5-9, 7-9, 7-10, 7-12, 7-13, 7-22, 7-37,  
         7-38, 7-42, 7-70  
     Burst-Inhibited, 7-13, 7-22, 7-42, 7-45, 7-60  
     Line, 7-4, 7-9  
     Line Write, 7-22  
     Locked, 5-7, 7-49, 7-53, 7-55, 8-8  
     Push, 4-13  
     Read, 7-4, 7-10, 7-12, 7-32  
     Read-Modify-Write, 3-21, 7-26, 7-41, 7-45, *see*  
         *also* Bus Cycles, Locked  
     Write, 7-4, 7-20  
 Bus Error, 3-22, 3-30, 4-12, 7-37, 7-42, 7-43,  
     9-21  
 Bus Operations  
     Access Serialization, 7-44  
     Synchronization, 7-44  
     Conditional Branch, 7-50  
     Data Cache, 7-44  
     Double Bus Fault, 8-8, 8-18  
     Exceptions, 8-8  
     Interrupt Pending Procedure, 7-30  
     Locked Transfer, 8-8  
     Misaligned Access, 4-3, 4-11, 10-3  
     Misaligned Operand, 7-6, 7-37  
     Relinquish and Retry, 4-12, 7-41, 7-42, 7-55  
     Reset, 7-66  
 Bus Synchronization, 7-44  
 BYPASS, 6-3  
 Byte Enable Signals, 7-4  
     PAL Equation, 7-4  
 Byte Offset, 7-3