

Welcome to E-XFL.COM

Understanding [Embedded - Microcontroller, Microprocessor, FPGA Modules](#)

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

Applications of [Embedded - Microcontroller,](#)

Details

Product Status	Obsolete
Module/Board Type	MCU, FPGA
Core Processor	ARM® Cortex®-A9
Co-Processor	Zynq-7000 (Z-7045)
Speed	-
Flash Size	32MB
RAM Size	1GB
Connector Type	Samtec UFPS
Size / Dimension	2.05" x 2.99" (52mm x 76mm)
Operating Temperature	0°C ~ 70°C
Purchase URL	https://www.e-xfl.com/product-detail/trenz-electronic/te0745-02-45-1ca

1 Table of Contents

1	Table of Contents.....	2
2	Overview.....	4
2.1	Key Features.....	4
2.2	Block Diagram.....	5
2.3	Main Components.....	6
2.4	Initial Delivery State.....	6
3	Signals, Interfaces and Pins.....	8
3.1	Board to Board (B2B) I/O's.....	8
3.2	MGT Lanes.....	8
3.3	JTAG Interface.....	10
3.4	System Controller I/O's.....	10
3.5	Quad SPI Interface.....	11
3.6	Gigabit Ethernet Interface.....	11
3.7	USB Interface.....	12
3.8	I2C Interface.....	13
4	Boot Process.....	14
5	On-board Peripherals.....	15
5.1	System Controller CPLD.....	15
5.2	Quad SPI Flash Memory.....	15
5.3	Gigabit Ethernet PHY.....	15
5.4	High-speed USB ULPI PHY.....	15
5.5	MAC Address EEPROM.....	15
5.6	RTC - Real Time Clock.....	16
5.7	Programmable PLL Clock (Phase-Locked Loop).....	16
5.8	Oscillators.....	17
5.9	On-board LEDs.....	17
6	Power and Power-On Sequence.....	18
6.1	Power Consumption.....	18
6.2	Power Distribution Dependencies.....	18
6.3	Power-On Sequence Diagram.....	20
6.4	Voltage Monitor Circuit.....	20
6.5	Power Rails.....	21
6.6	Bank Voltages.....	21
7	B2B connectors.....	22
7.1	Features.....	22

2 Overview

Refer to <https://wiki.trenz-electronic.de/display/PD/TE0745+TRM> for online version of this manual and the rest of the available documentation.

The Trenz Electronic TE0745 is an industrial-grade module integrating a Xilinx Zynq SoC (XC7Z-030, XC7Z-035 or XC7Z-045), 1 GByte DDR3/L SDRAM, 32 MByte SPI Flash memory for configuration and operation and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/O's is provided via rugged high-speed stacking strips.

2.1 Key Features

- Industrial grade Xilinx Zynq SoC (XCZ7030, XC7Z035, XC7Z045)
 - Dual-core ARM Cortex-A9 MPCore™ with CoreSight™
 - 250 FPGA PL I/Os (120 LVDS pairs possible)
 - 17 PS MIOs on B2B connector available
- 16-bit wide 1GB DDR3L SDRAM
- 32 MByte QSPI Flash memory
- 4 or 8 GTX transceiver lanes (XC7Z030 variant has 4)
- Gigabit Ethernet transceiver PHY
- EEPROM for storing Ethernet MAC Address
- Hi-speed USB 2.0 ULPI transceiver with full OTG support
- Programmable quad clock generator
- Temperature compensated RTC (real-time clock)
- Plug-on module with 3 × 160-pin high-speed hermaphroditic strips
- On-board high-efficiency DC-DC converters
- System management
- eFUSE bit-stream encryption
- AES bit-stream encryption
- User LED
- Evenly-spread supply pins for good signal integrity
- Rugged for shock and high vibration

Additional assembly options are available for cost or performance optimization upon request.

2.3 Main Components




Figure 2: TE0745-02 SoC module.

1. Xilinx Zynq XC7Z family SoC, U1
2. 256 Mbit Quad SPI Flash memory Micron N25Q256A, U12
3. Reference clock signal oscillator SiTime SiT8008BI @33.333333 MHz, U12
4. Reference clock signal oscillator SiTime SiT8008BI @25.000000 MHz, U9
5. Marvell Alaska 88E1512 Gigabit Ethernet PHY, U3
6. Intelligent Memory 512 MByte DDR3L-1600 SDRAM (8 Banks a 32 MWords, 16-bit word width), U3
7. TI TPS51206 DDR3 memory termination regulator with buffered reference voltage VTTREF, U18
8. Intersil ISL12020MIRZ Real-Time-Clock, U24
9. TI TCA9517 level-shifting I²C bus repeater, U17
10. Red LED, D2
11. Green LED, D1
12. Intelligent Memory 512 MByte DDR3L-1600 SDRAM (8 banks a 32 MWords, 16 Bit word width), U5
13. Altera Enpirion EN63A0QI 12A DC-DC PowerSoC @1.0V (VCCINT), U4
14. TI TPS74401RGW LDO DC-DC regulator @1.2V (MGTAVTT), U8
15. TI TPS72018DRVR LDO DC-DC regulator @1.8V (MGTAUX), U6
16. TI TPS74401RGW LDO DC-DC regulator @1.0V (MGTAVCC), U11
17. Silicon Labs Si5338A I²C Programmable Quad Clock Generator, U13
18. Reference clock signal oscillator SiTime SiT8008BI @25.000 MHz, U21
19. Samtec ST5-80-1.50-L-D-P-TR 160-pin stacking strips (2 rows a 80 positions), J3
20. Samtec ST5-80-1.50-L-D-P-TR 160-pin stacking strips (2 rows a 80 positions), J1
21. Samtec ST5-80-1.50-L-D-P-TR 160-pin stacking strips (2 rows a 80 positions), J2
22. 256 Mbit Quad SPI Flash memory (Micron N25Q256A), U14
23. Microchip USB3320 USB transceiver PHY , U32
24. Reference clock signal oscillator SiTime SiT8008BI @52.000000 MHz, U33
25. Microchip 24AA025E48 EEPROM for MAC address, U23
26. Lattice Semiconductor MachXO2-256HC System Controller CPLD, U2

2.4 Initial Delivery State

Storage Device Name	Content	Notes
24AA025E48 EEPROM	User content, programmed	notValid MAC Address from manufacturer.

Storage Device Name	Content	Notes
SPI Flash OTP Area	Empty, not programmed	Except serial number programmed by flash vendor.
SPI Flash Quad Enable bit	Programmed	-
SPI Flash main array	Not programmed	-
eFUSE USER	Not programmed	-
eFUSE Security	Not programmed	-
Si5338 OTP NVM	Not programmed	OTP not re-programmable after delivery from factory

Table 1: Initial delivery state.

3 Signals, Interfaces and Pins

3.1 Board to Board (B2B) I/O's

The B2B connectors are high-speed hermaphroditic stacking strips providing modular interface to the SoC's PL and PS I/Os. Both single ended and differential signaling LVDS pairs are supported.

Bank	Type	B2B Connector	I/O Signal Count	LVDS Pairs Count	Bank Voltage	Notes
12	HR	J1	50	24	VCCIO_12 pins J1-54, J1-55	Voltage range 1.2V to 3.3V
13	HR	J1	50	24	VCCIO_13 pins J1-112, J1-113	Voltage range 1.2V to 3.3V
33	HP	J3	50	24	VCCIO_33 pins J3-115, J3-120	Voltage range 1.2V to 1.8V
34	HP	J2	50	24	VCCIO_34 pins J2-29, J2-30	Voltage range 1.2V to 1.8V
35	HP	J2	50	24	VCCIO_35 pins J2-87, J2-88	Voltage range 1.2V to 1.8V
500	MIO	J2	5	-	1.8V	MIO0, MIO12 ... MIO15, user configurable I/O's on B2B
501	MIO	J3	12	-	1.8V	MIO40 ... MIO51, user configurable I/O's on B2B

Table 2: Count, type and voltage range of SoC's PL and PS I/O banks pins available through B2B connectors.

All MIO banks are powered from on-module DC-DC power rail. All PL I/O Banks have separate VCCO pins in the B2B connectors, valid VCCO should be supplied from the baseboard.

For detailed information about the pin-out, please refer to the [Pin-out Table](#).

The configuration of the I/O's MIO0, MIO12 ... MIO15 and MIO40 ... MIO51 are depending on the base-board peripherals connected to these pins.

3.2 MGT Lanes

MGT (Multi Gigabit Transceiver) lane consists of one transmit and one receive (TX/RX) differential pair, two signals each or four signals total per one MGT lane. Following table lists lane number, MGT bank number, transceiver type, signal schematic name, board-to-board pin connection and FPGA pins connection:

Lane	Bank	Type	Signal Name	B2B Pin	FPGA Pin
0	112	GTX	<ul style="list-style-type: none"> • MGT_RX0_P • MGT_RX0_N • MGT_TX0_P • MGT_TX0_N 	<ul style="list-style-type: none"> • J3-50 • J3-52 • J3-51 • J3-53 	<ul style="list-style-type: none"> • MGTHRXP0_112, AB4 • MGTHRXN0_112, AB3 • MGHTXP0_112, AA2 • MGHTXN0_112, AA1
1	112	GTX	<ul style="list-style-type: none"> • MGT_RX1_P • MGT_RX1_N • MGT_TX1_P • MGT_TX1_N 	<ul style="list-style-type: none"> • J3-56 • J3-58 • J3-57 • J3-59 	<ul style="list-style-type: none"> • MGTHRXP1_112, Y4 • MGTHRXN1_112, Y3 • MGHTXP1_112, W2 • MGHTXN1_112, W1
2	112	GTX	<ul style="list-style-type: none"> • MGT_RX2_P • MGT_RX2_N • MGT_TX2_P • MGT_TX2_N 	<ul style="list-style-type: none"> • J3-62 • J3-64 • J3-63 • J3-65 	<ul style="list-style-type: none"> • MGTHRXP2_112, V4 • MGTHRXN2_112, V3 • MGHTXP2_112, U2 • MGHTXN2_112, U1
3	112	GTX	<ul style="list-style-type: none"> • MGT_RX3_P • MGT_RX3_N • MGT_TX3_P • MGT_TX3_N 	<ul style="list-style-type: none"> • J3-68 • J3-70 • J3-69 • J3-71 	<ul style="list-style-type: none"> • MGTHRXP3_112, T4 • MGTHRXN3_112, T3 • MGHTXP3_112, R2 • MGHTXN3_112, R1
4	111 ¹⁾	GTX	<ul style="list-style-type: none"> • MGT_RX4_P • MGT_RX4_N • MGT_TX4_P • MGT_TX4_N 	<ul style="list-style-type: none"> • J1-23 • J1-21 • J1-22 • J1-20 	<ul style="list-style-type: none"> • MGTHRXP0_111, AD8 • MGTHRXN0_111, AD7 • MGHTXP0_111, AF8 • MGHTXN0_111, AF7
5	111 ¹⁾	GTX	<ul style="list-style-type: none"> • MGT_RX5_P • MGT_RX5_N • MGT_TX5_P • MGT_TX5_N 	<ul style="list-style-type: none"> • J1-17 • J1-15 • J1-16 • J1-14 	<ul style="list-style-type: none"> • MGTHRXP1_111, AE6 • MGTHRXN1_111, AE5 • MGHTXP1_111, AF4 • MGHTXN1_111, AF3
6	111 ¹⁾	GTX	<ul style="list-style-type: none"> • MGT_RX6_P • MGT_RX6_N • MGT_TX6_P • MGT_TX6_N 	<ul style="list-style-type: none"> • J1-11 • J1-9 • J1-10 • J1-8 	<ul style="list-style-type: none"> • MGTHRXP2_111, AC6 • MGTHRXN2_111, AC5 • MGHTXP2_111, AE2 • MGHTXN2_111, AE1
7	111 ¹⁾	GTX	<ul style="list-style-type: none"> • MGT_RX7_P • MGT_RX7_N • MGT_TX7_P • MGT_TX7_N 	<ul style="list-style-type: none"> • J1-5 • J1-3 • J1-4 • J1-2 	<ul style="list-style-type: none"> • MGTHRXP3_111, AD4 • MGTHRXN3_111, AD3 • MGHTXP3_111, AC2 • MGHTXN3_111, AC1

Table 3: SoC's MGT lanes connections to the B2B connectors.

Below are listed MGT banks reference clock sources.

Clock signal	Bank	Source	FPGA Pin	Notes
MGT_CLK0_P	112	B2B, J3-75	MGTREFCLK0P_112, R6	Supplied by the carrier board.
MGT_CLK0_N	112	B2B, J3-77	MGTREFCLK0N_112, R5	Supplied by the carrier board.
MGT_CLK1_P	112	U16, CLK0A	MGTREFCLK1P_112, U6	On-module Si5338A.
MGT_CLK1_N	112	U16, CLK0B	MGTREFCLK1N_112, U5	On-module Si5338A.
MGT_CLK2_P	111 ¹⁾	B2B, J3-81	MGTREFCLK0P_111, W6	Supplied by the carrier board.
MGT_CLK2_N	111 ¹⁾	B2B, J3-83	MGTREFCLK0N_111, W5	Supplied by the carrier board.
MGT_CLK3_P	111 ¹⁾	U16, CLK3A	MGTREFCLK1P_111, AA6	On-module Si5338A.
MGT_CLK3_N	111 ¹⁾	U16, CLK3B	MGTREFCLK1N_111, AA5	On-module Si5338A.

Table 4: MGT reference clock sources.

1) **Note:** MGT bank 111 not available at XC7Z030 Zynq SoC.

3.3 JTAG Interface

JTAG interface access is provided through the SoC's PS configuration bank 0 and is available on B2B connector J1.

JTAG Signal	B2B Connector Pin
TCK	J1-143
TDI	J1-142
TDO	J1-145
TMS	J1-144

Table 5: JTAG interface signals.

 JTAG_EN pin 148 in B2B connector J1 should be kept low or grounded for normal operation!

3.4 System Controller I/O's

Following special purpose pins are connected to System Controller CPLD:

Pin Name	Mode	Function	B2B Connector Pin	Default Configuration
JTAG_EN	Input	JTAG select	J1-148	During normal operating mode the JTAG_EN pin should be in the low state for JTAG signals to be forwarded to the Zynq SoC. If JTAG_EN pin is set to high or left open the JTAG signals are forwarded to the System Controller CPLD.
RST_IN_N	Input	Reset	J2-131	Low-active Power-On reset pin, controls POR_B-signal (bank 500, pin C23) of Zynq chip.
PS_RST	Input	Reset	J2-152	Low-active PS system-reset pin of Zynq chip.
BOOTMODE	Output	Boot mode	J2-133	Control line which sets in conjunction with signal 'BOOTMODE1' (B2B-pin J2-133) the boot source of the Zynq chip. See section "Boot Modes". Permanent logic high in standard SC-CPLD firmware.
PWR_PL_OK	Input	Power good	J2-135	Indicates stable state of PL supply voltage (low-active) after power-up sequence.
PWR_PS_OK	Input	Power good	J2-139	Indicates stable state of PS supply voltage (low-active) after power-up sequence.
EN_PL	Output	Enable signal	-	Low active Enable-signal for activating PL supply voltage. Permanent logic high in standard SC-CPLD firmware.

Pin Name	Mode	Function	B2B Connector Pin	Default Configuration
MIO8	Input	PS MIO	-	User I/O (pulled-up to PS_1.8V).
MIO0	Input	PS MIO	J2-137	User I/O.
RTC_IN	Input	Interrupt signal	-	Interrupt-signal from on-board RTC.
LED	Output	LED control	-	Green LED D1, indicates SC-CPLD activity by blinking.

Table 6: System Controller CPLD special purpose I/O pins.

3.5 Quad SPI Interface

Quad SPI Flash (U14) is connected to the Zynq PS QSPI0 interface via PS MIO bank 500, pins MIO1 ... MIO6.

MIO	Signal Name	U14 Pin
1	SPI-CS	C2
2	SPI-DQ0/M0	D3
3	SPI-DQ1/M1	D2
4	SPI-DQ2/M2	C4
5	SPI-DQ3/M3	D4
6	SPI-SCK/M4	B2

Table 7: MIO-pin assignment of the Quad SPI Flash memory IC.

3.6 Gigabit Ethernet Interface

On-board Gigabit Ethernet PHY (U7) is provided with Marvell Alaska 88E1512 IC. The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the PHY is supplied from the on-board 25.000000 MHz oscillator (U9). The 125MHz PHY output clock (PHY_CLK125M) is routed to the B2B connector J2 pin 150.

PHY Pin	ZYNQ PS	B2B	Notes
MDC/MDIO	MIO52, MIO53	-	-
PHY LEDs	-	PHY_LED0: J2-144 PHY_LED1: J2-146	-
PHY_LED2 / INTn:-	-	J2-148	Active low interrupt line.
PHY_CLK125M	-	J2-150	125 MHz Ethernet PHY clock out.
CONFIG	-	-	Permanent logic high.
RESETn	MIO9	-	Active low reset line.
RGMII	MIO16 ... MIO27	-	Reduced Gigabit Media Independent Interface.

The schematics for the USB connector and required components is different depending on the USB usage. USB standard A or B connectors can be used for Host or Device modes. A Mini USB connector can be used for USB Device mode. A USB Micro connector can be used for Device mode, OTG Mode or Host Mode.

3.8 I²C Interface

The I²C interface on B2B connector J2 has PS_3.3V as reference voltage and is connected to the Zynq SoC via voltage level translating (3.3V ↔ 1.8V) I²C bus repeater (U17):.

B2B pin	Signal	Schematic Name	Notes
J2-119	I2C_33_SCL		3.3V reference voltage
J2-121	I2C_33_SDA		3.3V reference voltage

Table 10: Pin assignment of the B2B I²C interface.

The on-module I²C interface works with reference voltage 1.8V:

PS Bank	500	Signal	Schematic Name	Notes
MIO 10		I2C_SCL		1.8V reference voltage
MIO 11		I2C_SDA		1.8V reference voltage

Table 11: MIO-pin assignment of the on-module I²C interface.

Except the on-module RTC (U24), all other on-module I²C slave devices are operating with the reference voltage PS_1.8V.

I²C addresses for on-module devices are listed in the table below:

I ² C Device	I ² C Address	Notes
Zynq chip U1, bank 500 (PS MIO), pins MIO10 (SCL), MIO11 (SDA)	User programmable.	Configured as I ² C by default.
Quad programmable PLL clock generator U16: pins 12 (SCL), 19 (SDA)	0x70	-
MAC Address EEPROM U23, pins 1 (SCL), 3 (SDA)	0x53	-
SC CPLD U2, bank 2, pins 16 (SDA), 17 (SCL)	User programmable.	-
RTC, U24	0x6F	-
RTC RAM, U24	0x57	-

Table 12: Module's I²C-interfaces overview.

4 Boot Process

TE0745 module supports different boot modes which are configurable by the control line 'BOOTMODE' and 'BOOTMODE_1'. The line 'BOOTMODE' is available on B2B connector pin J2-133, the line 'BOOTMODE_1' is connected to the System Controller CPLD on bank 1, pin 21 (permanent logic high in standard SC-CPLD firmware). The boot mode selection will be set by the Zynq's PS MIO pins MIO3...MIO5.

Following table describes how to set the control lines to configure the boot mode:

Boot Mode	MIO5 (BOOTMODE_1), SC CPLD	MIO4 (BOOTMODE), J2-133	Note
JTAG	0	0	-
QSPI Flash Memory	1	0	standard mode in current configuration.
SD-Card	1	1	SD-Card on base board necessary.

Table 13: Selectable boot modes.

In delivery state of the SoM the boot mode depends on the configured SC-CPLD firmware. Basically MIO5 is set to 1 and JTAG is in cascade.

5 On-board Peripherals


5.1 System Controller CPLD

The System Controller CPLD (U2) is provided by Lattice Semiconductor LCMXO2-256HC (MachXO2 Product Family). The SC-CPLD is the central system management unit where essential control signals are logically linked by the implemented logic in CPLD firmware, which generates output signals to control the system, the on-board peripherals and the interfaces. Interfaces like JTAG and I²C between the on-board peripherals and to the FPGA-module are by-passed, forwarded and controlled by the System Controller CPLD.

Other tasks of the System Controller CPLD are the monitoring of the power-on sequence and to display the programming state of the FPGA module.

5.2 Quad SPI Flash Memory

On-board QSPI flash memory (U14) on the TE0745-02 is provided by Micron Serial NOR Flash Memory N25Q256A with 256 Mbit (32 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.

 SPI Flash QE (Quad Enable) bit must be set to high or FPGA is unable to load its configuration from flash during power-on. By default this bit is set to high at the manufacturing plant.

5.3 Gigabit Ethernet PHY

On-board Gigabit Ethernet PHY (U7) is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the PHY is supplied from an on-board 25.000000 MHz oscillator (U9), the 125MHz output clock signal CLK_125MHZ is connected to the pin J2-150 of B2B connector J2.

5.4 High-speed USB ULPI PHY

Hi-speed USB ULPI PHY (U32) is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO28..39, bank 501 (see also section). The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U33).

5.5 MAC Address EEPROM

A Microchip 24AA025E48 serial EEPROM (U23) contains a globally unique 48-bit node address, which is compatible with EUI-48(TM) specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks stores the 48-bit node address and is write protected, the other block is available for application use. It is accessible over I²C bus with slave device address 0x53.

5.6 RTC - Real Time Clock

An temperature compensated Intersil ISL12020M is used as Real Time Clock (U24). Battery voltage must be supplied to the clock from the base board via pin 'VBAT_IN' (J1-146). Battery backed registers can be accessed over I²C bus at slave address 0x6F. General purpose RAM of the RTC can be accessed at I²C slave address 0x57. RTC IC is supported by Linux so it can be used as hwclock device. The interrupt line 'RTC_INT' of the RTC is connected to System Controller CPLD bank 3 pin 4.

5.7 Programmable PLL Clock (Phase-Locked Loop)

There is a Silicon Labs I²C programmable quad PLL clock generator Si5338A (U16) on-board. It's output frequencies can be programmed by using the I²C-bus with address 0x70.

A 25 MHz (U21) oscillator is connected to pin 3 (IN3) and is used to generate the output clocks.

Once running, the frequency and other parameters can be changed by programming the device using the I²C-bus connected between the Zynq module (master) and reference clock signal generator (slave).

Si5338A Pin	Signal Name / Description	Connected To	Direction	Note
IN1	CLKIN_P	B2B, J3-76	Input	Reference input clock from base board.
IN2	CLKIN_N	B2B, J3-74	Input	
IN3	Reference input clock.	Oscillator U21, pin 3	Input	25.000000 MHz oscillator, Si8008BI.
IN4	-	GND	Input	I ² C slave device address LSB (0x70 default address).
IN5	-	Not connected.	Input	Not used.
IN6	-	GND	Input	Not used.
CLK0A	MGT_CLK1_P	Zynq Soc U1, pin U6	Output	MGT bank 112 reference clock.
CLK0B	MGT_CLK1_N	Zynq Soc U1, pin U5	Output	
CLK1A	CLK1_P	B2B, J3-80	Output	Reference clock output to base board.
CLK1B	CLK1_N	B2B, J3-82	Output	
CLK2A	CLK2_P	B2B, J3-86	Output	Reference clock output to base board.
CLK2B	CLK2_N	B2B, J3-88	Output	
CLK3A	MGT_CLK3_P	Zynq Soc U1, pin AA6	Output	MGT bank 111 reference clock.
CLK3B	MGT_CLK3_N	Zynq Soc U1, pin AA6	Output	

Table 14: Programmable quad PLL clock generator inputs and outputs.

5.8 Oscillators

The SoC module has following reference clocking signals provided by external baseboard sources and on-board oscillators:

Clock Source	Schematic Name	Frequency	Clock Input Destination
SiTime SiT8008BI oscillator, U21	-	25.000000 MHz	Quad PLL clock generator U16, pin 3
SiTime SiT8008BI oscillator, U12	PS_CLK	33.333333 MHz	Bank 500 (MIO0 bank), pin B24
SiTime SiT8008BI oscillator, U33	OTG-RCLK	52.000000 MHz	USB 2.0 transceiver PHY U32, pin 26
SiTime SiT8008BI oscillator, U9	ETH_CLKIN	25.000000 MHz	Gigabit Ethernet PHY U7, pin 34

Table 15: Clock sources overview.

5.9 On-board LEDs

LED	Color	Connected to	Description and Notes
D1	Green	System Controller CPLD, bank 3, pin 5	System main status LED, blinking indicates system activity
D2	Red	Zynq chip (U1), bank 0 (config bank), 'DONE' (pin W9)	Reflects inverted DONE signal. ON when FPGA is not configured, OFF as soon as PL is configured. This LED remains OFF if System Controller CPLD can not power up the PL supply voltage.

Table 16: LEDs of the module.

6 Power and Power-On Sequence

6.1 Power Consumption

The maximum power consumption of a module mainly depends on the design which is running on the FPGA.

Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.


Power Input Pin	Typical Current
PL_VIN	TBD*
PS_VIN	TBD*
PS_3.3V	TBD*

Table 17: Typical power consumption. *to be determined soon with reference design setup.

Power supply with minimum current capability of 3A for system startup is recommended.

For the lowest power consumption and highest efficiency of on board DC-DC regulators it is recommended to powering the module from one single 3.3V supply. All input power supplies have a nominal value of 3.3V. Although the input power supplies can be powered up in any order, it is recommended to power them up simultaneously.

The on-board voltages of the TE0745 SoC module will be powered-up in order of a determined sequence after the external voltages 'PL_VIN', 'PS_VIN' and 'PS_3.3V' are available. All those power-rails can be powered up, with 3.3V power sources, also shared.

 To avoid any damage to the module, check for stabilized on-board voltages should be carried out (i.e. power good and enable signals) before powering up any SoC's I/O bank voltages VCCO_x. All I/Os should be tri-stated during power-on sequence.

Core voltages and main supply voltages have to reach stable state and their "Power Good"-signals have to be asserted before other voltages like PL bank's I/O voltages can be powered up.

It is important that all baseboard I/Os are tri-stated at power-on until the "Power Good"-signals 'PWR_PS_OK' (J2-139) and 'PWR_PL_OK' (J2-135) are high, meaning that all on-module voltages have become stable and module is properly powered up.

6.2 Power Distribution Dependencies

There are following dependencies how the initial voltages of the power rails on the B2B connectors are distributed to the on-board DCDC converters, which power up further DCDC converters and the particular on-board voltages:




Figure 3: Power Distribution Diagram

See Xilinx data sheet [DS191](#) for additional information. User should also check related base board documentation when intending base board design for TE0745 module.

⚠ Current rating of Samtec Razor Beam LP Terminal/Socket Strip ST5/SS5 B2B connectors is 1.5 A per pin (1 pin powered per row).

6.5 Power Rails

Voltages on B2B Connectors	B2B J1 Pin	B2B J2 Pin	B2B J3 Pin	Input/Output	Note
PL_VIN	147, 149, 151, 153, 155, 157, 159	-	-	Input	module supply voltage
PS_VIN	-	154, 156, 158	-	Input	module supply voltage
PS_3.3V	-	160	-	Input	module supply voltage
VCCIO12	54, 55	-	-	Input	high range bank I/O voltage
VCCIO13	112, 113	-	-	Input	high range bank I/O voltage
VCCIO33	-	-	115, 120	Input	high performance bank I/O voltage
VCCIO34	29, 30	-	-	Input	high performance bank I/O voltage
VCCIO35	87, 88	-	-	Input	high performance bank I/O voltage
VBAT_IN	146	-	-	Input	RTC (battery-backed) supply voltage
PS_1.8V	-	130	-	Output	internal 1.8V voltage level (Process System)

Table 18: Power rails of the SoC module on B2B connectors.

6.6 Bank Voltages

Bank	Schematic Name	Voltage	Voltage Range
0 (config)	VCCIO_0	PL_1.8V, if R67 is equipped PS_1.8V, if R68 is equipped	-
500 (MIO0)	PS_1.8V	1.8V	-
501 (MIO1)	PS_1.8V	1.8V	-
502 (DDR3)	1.35V	1.35V	-
12 HR	VCCIO_12	User	HR: 1.2V to 3.3V
13 HR	VCCIO_13	User	HR: 1.2V to 3.3V
33 HP	VCCIO_33	User	HP: 1.2V to 1.8V
34 HP	VCCIO_34	User	HP: 1.2V to 1.8V
35 HP	VCCIO_35	User	HP: 1.2V to 1.8V

Table 19: Range of SoC module's bank voltages.

8 Variants Currently In Production

Module Variant	Zynq SoC	SoC Junction Temperature	Operating Temperature Range
TE0745-02-30-1I	XC7Z030-1FBG67 6I	-40°C to +100°C	Industrial
TE0745-02-35-1C	XC7Z035-1FBG67 6C	0°C to +85°C	Commercial
TE0745-02-45-1C	XC7Z045-1FBG67 6C	0°C to +85°C	Commercial
TE0745-02-45-2I	XC7Z045-2FBG67 6I	-40°C to +100°C	Industrial

Table 20: Module variants.

9 Technical Specification

9.1 Absolute Maximum Ratings

Parameter	Min	Max	Units	Notes
PL_VIN	-0.3	5	V	TI TPS720 data sheet
PS_VIN	-0.3	7	V	TI TPS82085 data sheet
PS_3.3V	3.13 5	3.465	V	3.3V nominal \pm 5% Attention: PS_3.3V is directly connected to numerous on-board peripherals as supply and I/O voltage.
VBAT supply voltage	-1	6.0	V	ISL12020MIRZ data sheet
PL IO bank supply voltage for HR I/O banks (VCCO)	-0.5	3.6	V	-
PL IO bank supply voltage for HP I/O banks (VCCO)	-0.5	2.0	V	-
I/O input voltage for HR I/O banks	-0.4	VCCO_X +0.55	V	-
I/O input voltage for HP I/O banks	-0.55	VCCO_X +0.55	V	-
GT receiver (RXP/RXN) and transmitter (TXP/TXN)	-0.5	1.26	V	-
Voltage on module JTAG pins	-0.3	3.6	V	MachX02 Family data sheet
Storage temperature	-40	+85	°C	Limits of ISL12020MIRZ RTC chip.
Storage temperature without the ISL12020MIRZ	-55	+100	°C	Limits of DDR3 memory chips.

Table 21: Module absolute maximum ratings.

 Assembly variants for higher storage temperature range are available on request.

9.2 Recommended Operating Conditions

Parameter	Min	Max	Units	Notes	Reference Document
PL_VIN	3.3	4.5	V	-	TI TPS720 data sheet
PS_VIN	3.3	6.0	V	-	TI TPS82085 data sheet
PS_3.3V	3.135	3.465	V	-	3.3V nominal \pm 5%
VBAT_IN supply voltage	2.7	5.5	V	-	ISL12020MIRZ data sheet

10 Revision History

10.1 Hardware Revision History

Date	Revision	Notes	Link to PCN	Documentation Link
2016-10-11	02	<ul style="list-style-type: none"> First Production release Refer to Changes list in Schematic for further details in changes to REV01 	-	TE0745-02
2016-04-18	01	<ul style="list-style-type: none"> Prototypes 	-	TE0745-01

Table 23: Module hardware revision history.

Hardware revision number is written on the PCB board together with the module model number separated by the dash.



Figure 7: TE0745 module revision number.

10.2 Document Change History


Date	Revision	Contributors	Description
 2017-11-14	V.80	John Hartfiel	<ul style="list-style-type: none"> Update B2B Section
2017-11-13	V.79	Ali Naseri, Jan Kumann, John Hartfiel	<ul style="list-style-type: none"> First TRM release

Table 24: Document change history.

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 02.09.2017