

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s005k6t6ctr


8	Option bytes	38
9	Electrical characteristics	42
9.1	Parameter conditions	42
9.1.1	Minimum and maximum values	42
9.1.2	Typical values	42
9.1.3	Typical curves	42
9.1.4	Typical current consumption	42
9.1.5	Pin loading conditions	43
9.1.6	Loading capacitor	43
9.1.7	Pin input voltage	43
9.2	Absolute maximum ratings	44
9.3	Operating conditions	46
9.3.1	VCAP external capacitor	48
9.3.2	Supply current characteristics	48
9.3.3	External clock sources and timing characteristics	58
9.3.4	Internal clock sources and timing characteristics	60
9.3.5	Memory characteristics	62
9.3.6	I/O port pin characteristics	63
9.3.7	Reset pin characteristics	72
9.3.8	SPI serial peripheral interface	74
9.3.9	I ² C interface characteristics	77
9.3.10	10-bit ADC characteristics	79
9.3.11	EMC characteristics	82
10	Package information	85
10.1	LQFP48 package information	85
10.2	LQFP32 package information	88
10.3	Thermal characteristics	91
10.3.1	Reference document	91
10.3.2	Selecting the product temperature range	92
11	Part numbering	93
12	STM8 development tools	94
12.1	Emulation and in-circuit debugging tools	94

List of tables

Table 1.	STM8S005C6/K6 value line features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	15
Table 3.	TIM timer features	18
Table 4.	Legend/abbreviations for STM8S005C6/K6 pin descriptions table	22
Table 5.	STM8S005C6 and STM8S005K6 pin descriptions	23
Table 6.	Flash, Data EEPROM and RAM boundary addresses	27
Table 7.	I/O port hardware register map	27
Table 8.	General hardware register map	29
Table 9.	CPU/SWIM/debug module/interrupt controller registers	35
Table 10.	Interrupt mapping	37
Table 11.	Option bytes	38
Table 12.	Option byte description	39
Table 13.	Description of alternate function remapping bits [7:0] of OPT2	41
Table 14.	Voltage characteristics	44
Table 15.	Current characteristics	45
Table 16.	Thermal characteristics	45
Table 17.	General operating conditions	46
Table 18.	Operating conditions at power-up/power-down	47
Table 19.	Total current consumption with code execution in run mode at $V_{DD} = 5\text{ V}$	49
Table 20.	Total current consumption with code execution in run mode at $V_{DD} = 3.3\text{ V}$	50
Table 21.	Total current consumption in wait mode at $V_{DD} = 5\text{ V}$	51
Table 22.	Total current consumption in wait mode at $V_{DD} = 3.3\text{ V}$	51
Table 23.	Total current consumption in active halt mode at $V_{DD} = 5\text{ V}$, $T_A -40\text{ to }85^\circ\text{ C}$	52
Table 24.	Total current consumption in active halt mode at $V_{DD} = 3.3\text{ V}$	52
Table 25.	Total current consumption in halt mode at $V_{DD} = 5\text{ V}$, $T_A -40\text{ to }85^\circ\text{ C}$	53
Table 26.	Total current consumption in halt mode at $V_{DD} = 3.3\text{ V}$	53
Table 27.	Wakeup times	53
Table 28.	Total current consumption and timing in forced reset state	54
Table 29.	Peripheral current consumption	54
Table 30.	HSE user external clock characteristics	58
Table 31.	HSE oscillator characteristics	59
Table 32.	HSI oscillator characteristics	60
Table 33.	LSI oscillator characteristics	61
Table 34.	RAM and hardware registers	62
Table 35.	Flash program memory/data EEPROM memory	62
Table 36.	I/O static characteristics	63
Table 37.	Output driving current (standard ports)	65
Table 38.	Output driving current (true open drain ports)	65
Table 39.	Output driving current (high sink ports)	66
Table 40.	NRST pin characteristics	72
Table 41.	SPI characteristics	74
Table 42.	I ² C characteristics	77
Table 43.	ADC characteristics	79
Table 44.	ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$, $V_{DDA} = 5\text{ V}$	80
Table 45.	ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$, R_{AIN} , $V_{DDA} = 3.3\text{ V}$	80
Table 46.	EMS data	82
Table 47.	EMI data	83
Table 48.	ESD absolute maximum ratings	83


3 Block diagram

Figure 1. STM8S005C6/K6 value line block diagram



5 Pinouts and pin descriptions

Figure 3. LQFP 48-pin pinout



1. (HS) high sink capability.
2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).
3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

Table 5. STM8S005C6 and STM8S005K6 pin descriptions

Pin number		Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
LQFP48	LQFP32			floating	wpu	Ext. interrupt	High sink	Speed	OD	PP			
1	1	NRST	I/O		X						Reset		
2	2	PA1/OSCIN	I/O	X	X			O1	X	X	Port A1	Resonator/crystal in	
3	3	PA2/OSCOU	I/O	X	X	X		O1	X	X	Port A2	Resonator/crystal out	
4	-	V _{SSIO_1}	S									I/O ground	
5	4	V _{SS}	S									Digital ground	
6	5	VCAP	S									1.8 V regulator capacitor	
7	6	V _{DD}	S									Digital power supply	
8	7	V _{DDIO_1}	S									I/O power supply	
9	-	PA3/TIM2_CH3	I/O	X	X	X		O1	X	X	Port A3	Timer 2 - channel3	TIM3_CH1 [AFR1]
10	-	PA4	I/O	X	X	X	HS	O3	X	X	Port A4		
11	-	PA5	I/O	X	X	X	HS	O3	X	X	Port A5		
12	-	PA6	I/O	X	X	X	HS	O3	X	X	Port A6		
-	8	PF4/AIN12 ⁽¹⁾	I/O	X	X			O1	X	X	Port F4	Analog input 12 ⁽²⁾	
13	9	V _{DDA}	S									Analog power supply	
14	10	V _{SSA}	S									Analog ground	
15	-	PB7/AIN7	I/O	X	X	X		O1	X	X	Port B7	Analog input 7	
16	-	PB6/AIN6	I/O	X	X	X		O1	X	X	Port B6	Analog input 6	
17	11	PB5/AIN5 [I ² C_SDA]	I/O	X	X	X		O1	X	X	Port B5	Analog input 5	I ² C_SDA [AFR6]
18	12	PB4/AIN4 [I ² C_SCL]	I/O	X	X	X		O1	X	X	Port B4	Analog input 4	I ² C_SCL [AFR6]
19	13	PB3/AIN3 [TIM1_ETR]	I/O	X	X	X		O1	X	X	Port B3	Analog input 3	TIM1_ETR [AFR5]
20	14	PB2/AIN2 [TIM1_CH3N]	I/O	X	X	X		O1	X	X	Port B2	Analog input 2	TIM1_CH3N [AFR5]
21	15	PB1/AIN1 [TIM1_CH2N]	I/O	X	X	X		O1	X	X	Port B1	Analog input 1	TIM1_CH2N [AFR5]

Table 5. STM8S005C6 and STM8S005K6 pin descriptions (continued)

Pin number		Pin name	Type	Input			Output				Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
LQFP48	LQFP32			floating	wpu	Ext. interrupt	High sink	Speed	OD	PP			
41	25	PD0/TIM3_CH2 [TIM1_BKIN] [CLK_CCO]	I/O	X	X	X	HS	O3	X	X	Port D0	Timer 3 - channel 2	TIM1_BKIN [AFR3]/ CLK_CCO [AFR2]
42	26	PD1/SWIM ⁽⁴⁾	I/O	X	X	X	HS	O4	X	X	Port D1	SWIM data interface	
43	27	PD2/TIM3_CH1 [TIM2_CH3]	I/O	X	X	X	HS	O3	X	X	Port D2	Timer 3 - channel 1	TIM2_CH3 [AFR1]
44	28	PD3/TIM2_CH2 [ADC_ETR]	I/O	X	X	X	HS	O3	X	X	Port D3	Timer 2 - channel 2	ADC_ETR [AFR0]
45	29	PD4/TIM2_CH1 [BEEP]	I/O	X	X	X	HS	O3	X	X	Port D4	Timer 2 - channel 1	BEEP output [AFR7]
46	30	PD5/ UART2_TX	I/O	X	X	X		O1	X	X	Port D5	UART2 data transmit	
47	31	PD6/ UART2_RX	I/O	X	X	X		O1	X	X	Port D6	UART2 data receive	
48	32	PD7/TLI [TIM1_CH4]	I/O	X	X	X		O1	X	X	Port D7	Top level interrupt	TIM1_CH4 [AFR4]

1. A pull-up is applied to PF4 during the reset phase. This pin is input floating after reset release.
2. AIN12 is not selectable in ADC scan mode or with analog watchdog.
3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to V_{DD} are not implemented).
4. The PD1 pin is in input pull-up during the reset phase and after the internal reset release.

5.1 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to [Section 8: Option bytes](#). When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of the family reference manual, RM0016).

6 Memory and register map

6.1 Memory map

Figure 5. Memory map




Table 13. Description of alternate function remapping bits [7:0] of OPT2


Option byte number	Description ⁽¹⁾
OPT2	<p>AFR7 <i>Alternate function remapping option 7</i> 0: AFR7 remapping option inactive: default alternate function⁽²⁾ 1: Port D4 alternate function = BEEP</p> <p>AFR6 <i>Alternate function remapping option 6</i> 0: AFR6 remapping option inactive: default alternate function⁽²⁾ 1: Port B5 alternate function = I²C_SDA; port B4 alternate function = I²C_SCL</p> <p>AFR5 <i>Alternate function remapping option 5</i> 0: AFR5 remapping option inactive: default alternate function⁽²⁾ 1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH1N</p> <p>AFR4 <i>Alternate function remapping option 4</i> 0: AFR4 remapping option inactive: default alternate function⁽²⁾ 1: Port D alternate function = TIM1_CH4</p> <p>AFR3 <i>Alternate function remapping option 3</i> 0: AFR3 remapping option inactive: default alternate function⁽²⁾ 1: Port D0 alternate function = TIM1_BKIN</p> <p>AFR2 <i>Alternate function remapping option 2</i> 0: AFR2 remapping option inactive: default alternate function⁽²⁾ 1: Port D0 alternate function = CLK_CCO Note: AFR2 option has priority over AFR3 if both are activated</p> <p>AFR1 <i>Alternate function remapping option 1</i> 0: AFR1 remapping option inactive: default alternate function⁽²⁾ 1: Port A3 alternate function = TIM3_CH1; port D2 alternate function = TIM2_CH3</p> <p>AFR0 <i>Alternate function remapping option 0</i> 0: AFR0 remapping option inactive: default alternate function⁽²⁾ 1: Port D3 alternate function = ADC_ETR</p>

1. Do not use more than one remapping option in the same port.
2. Refer to the pinout description.

9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in [Table 17](#). Care should be taken to limit the series inductance to less than 15 nH.

Figure 10. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in [Figure 6 on page 42](#).

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by Peripheral Clock Gating registers) except if explicitly mentioned.
- When the MCU is clocked at 24 MHz, $T_A \leq 85\text{ °C}$ and the WAITSTATE option bit is set.

Subject to general operating conditions for V_{DD} and T_A .

Total current consumption in active halt mode

Table 23. Total current consumption in active halt mode at V_{DD} = 5 V, T_A -40 to 85° C

Symbol	Parameter	Conditions			Typ	Max ⁽¹⁾	Unit
		Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source			
I _{DD(AH)}	Supply current in active halt mode	On	Operating mode	HSE crystal oscillator (16 MHz)	1080	-	μA
				LSI RC oscillator (128 kHz)	200	320	
			Power-down mode	HSE crystal oscillator (16 MHz)	1030	-	
				LSI RC oscillator (128 kHz)	140	270	
		Off	Operating mode	LSI RC oscillator (128 kHz)	68	120	
			Power-down mode		12	60	

1. Data based on characterization results, not tested in production.
2. Configured by the REGAH bit in the CLK_ICKR register.
3. Configured by the AHALT bit in the FLASH_CR1 register.

Table 24. Total current consumption in active halt mode at V_{DD} = 3.3 V

Symbol	Parameter	Conditions			Typ	Max at 85° C ⁽¹⁾	Unit
		Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source			
I _{DD(AH)}	Supply current in active halt mode	On	Operating mode	HSE crystal osc. (16 MHz)	680	-	μA
				LSI RC osc. (128 kHz)	200	320	
			Power-down mode	HSE crystal osc. (16 MHz)	630	-	
				LSI RC osc. (128 kHz)	140	270	
		Off	Operating mode	LSI RC osc. (128 kHz)	66	120	
			Power-down mode		10	60	

1. Data based on characterization results, not tested in production.
2. Configured by the REGAH bit in the CLK_ICKR register.
3. Configured by the AHALT bit in the FLASH_CR1 register.

Figure 15. Typ. $I_{DD(RUN)}$ vs V_{DD} , HSI RC osc, $f_{CPU} = 16$ MHz





Figure 16. Typ. $I_{DD(WFI)}$ vs V_{DD} , HSI RC osc, $f_{CPU} = 16$ MHz



9.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and T_A . f_{HSE}


High speed internal RC oscillator (HSI)

Table 32. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	Frequency	-	-	16	-	MHz
ACC_{HSI}	Accuracy of HSI oscillator	Trimmed by the CLK_HSITRIMR register for given V_{DD} and T_A conditions ⁽¹⁾	-	-	1.0 ⁽²⁾	%
	Accuracy of HSI oscillator (factory calibrated)	$V_{DD} = 5\text{ V}$, $T_A = 25\text{ °C}$ $V_{DD} = 5\text{ V}$, $-40\text{ °C} \leq T_A \leq 85\text{ °C}$	-5	-	5	
$t_{su(HSI)}$	HSI oscillator wakeup time including calibration	-	-	-	1.0 ⁽²⁾	μs
$I_{DD(HSI)}$	HSI oscillator power consumption	-	-	170	250 ⁽³⁾	μA

1. See the application note.
2. Guaranteed by design, not tested in production.
3. Data based on characterization results, not tested in production

Figure 19. Typical HSI frequency variation vs V_{DD} at 3 temperatures



MS37498V1

Figure 25. Typ. V_{OL} @ $V_{DD} = 3.3\text{ V}$ (standard ports)




Figure 26. Typ. V_{OL} @ $V_{DD} = 5\text{ V}$ (true open drain ports)




Figure 29. Typ. V_{OL} @ $V_{DD} = 3.3$ V (high sink ports)




Figure 30. Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 5$ V (standard ports)





Figure 40. SPI timing diagram - master mode⁽¹⁾



1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

Table 44. ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$, $V_{DDA} = 5\text{ V}$

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
E _T	Total unadjusted error ⁽²⁾	f _{ADC} = 2 MHz	1.0	2.5	LSB
		f _{ADC} = 4 MHz	1.4	3	
		f _{ADC} = 6 MHz	1.6	3.5	
E _O	Offset error ⁽²⁾	f _{ADC} = 2 MHz	0.6	2.0	
		f _{ADC} = 4 MHz	1.1	2.5	
		f _{ADC} = 6 MHz	1.2	2.5	
E _G	Gain error ⁽²⁾	f _{ADC} = 2 MHz	0.2	2	
		f _{ADC} = 4 MHz	0.6	2.5	
		f _{ADC} = 6 MHz	0.8	2.5	
E _D	Differential linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.7	1.5	
		f _{ADC} = 4 MHz	0.7	1.5	
		f _{ADC} = 6 MHz	0.8	1.5	
E _L	Integral linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.6	1.5	
		f _{ADC} = 4 MHz	0.6	1.5	
		f _{ADC} = 6 MHz	0.6	1.5	

1. Data based on characterization results, not tested in production.
2. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in [Section 9.3.6](#) does not affect the ADC accuracy.

Table 45. ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$, $R_{AIN}, V_{DDA} = 3.3\text{ V}$

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾	Unit
E _T	Total unadjusted error ⁽²⁾	f _{ADC} = 2 MHz	1.1	2.0	LSB
		f _{ADC} = 4 MHz	1.6	2.5	
E _O	Offset error ⁽²⁾	f _{ADC} = 2 MHz	0.7	1.5	
		f _{ADC} = 4 MHz	1.3	2.0	
E _G	Gain error ⁽²⁾	f _{ADC} = 2 MHz	0.2	1.5	
		f _{ADC} = 4 MHz	0.5	2.0	
E _D	Differential linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.7	1.0	
		f _{ADC} = 4 MHz	0.7	1.0	
E _L	Integral linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.6	1.5	
		f _{ADC} = 4 MHz	0.6	1.5	


1. Data based on characterization results, not tested in production.
2. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in [Section 9.3.6](#) does not affect the ADC accuracy.

Table 51. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
e	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 48. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

10.3.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see [Figure 50: STM8S005C6/K6 value line ordering information scheme\(1\)](#)).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

- Maximum ambient temperature $T_{Amax} = 82\text{ °C}$ (measured according to JESD51-2)
- $I_{DDmax} = 15\text{ mA}$, $V_{DD} = 5.5\text{ V}$
- Maximum eight standard I/Os used at the same time in output at low level with $I_{OL} = 10\text{ mA}$, $V_{OL} = 2\text{ V}$
- Maximum four high sink I/Os used at the same time in output at low level with $I_{OL} = 20\text{ mA}$, $V_{OL} = 1.5\text{ V}$
- Maximum two true open drain I/Os used at the same time in output at low level with $I_{OL} = 20\text{ mA}$, $V_{OL} = 2\text{ V}$

$$P_{INTmax} = 15\text{ mA} \times 5.5\text{ V} = 82.5\text{ mW}$$

$$P_{IOmax} = (10\text{ mA} \times 2\text{ V} \times 8) + (20\text{ mA} \times 2\text{ V} \times 2) + (20\text{ mA} \times 1.5\text{ V} \times 4) = 360\text{ mW}$$

This gives: $P_{INTmax} = 82.5\text{ mW}$ and $P_{IOmax} = 360\text{ mW}$:

$$P_{Dmax} = 82.5\text{ mW} + 360\text{ mW}$$

$$\text{Thus: } P_{Dmax} = 443\text{ mW}$$

Using the values obtained in [Table 52: Thermal characteristics on page 91](#) T_{Jmax} is calculated as follows for LQFP64 10 x 10 mm = 46 °C/W :


$$T_{Jmax} = 82\text{ °C} + (46\text{ °C/W} \times 443\text{ mW}) = 82\text{ °C} + 20\text{ °C} = 102\text{ °C}$$

This is within the range of the suffix 6 version parts ($-40 < T_J < 105\text{ °C}$).

In this case, parts must be ordered at least with the temperature range suffix 6.

11 Part numbering

Figure 50. STM8S005C6/K6 value line ordering information scheme⁽¹⁾



1. For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.
2. Refer to [Table 1: STM8S005C6/K6 value line features](#) for detailed description.

12 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STIce emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

12.1 Emulation and in-circuit debugging tools

The STIce emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STIce is the fourth generation of full featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including profiling and coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STIce offers in-circuit debugging and programming of STM8 microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STIce is based on a modular design that allows users to order exactly what they need to meet their development requirements and to adapt their emulation system to support existing and future ST microcontrollers.

STIce key features

- Occurrence and time profiling and code coverage (new features)
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Program and data trace recording up to 128 KB records
- Read/write on the fly of memory during emulation
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows users to specify the components users need to meet their development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.