
# E·XFL



Welcome to E-XFL.COM

## Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	2
Number of Macrocells	32
Number of Gates	600
Number of I/O	34
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm3032ati44-10n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# ...and More Features

- PCI compatible
- Bus-friendly architecture including programmable slew-rate control
- Open–drain output option
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power–saving mode for a power reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- Enhanced architectural features, including:
  - 6 or 10 pin- or logic-driven output enable signals
  - Two global clock signals with optional inversion
  - Enhanced interconnect resources for improved routability
  - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from third-party manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with the Altera master programming unit (MPU), MasterBlaster<sup>TM</sup> communications cable, ByteBlasterMV<sup>TM</sup> parallel port download cable, BitBlaster<sup>TM</sup> serial download cable as well as programming hardware from third-party manufacturers and any in-circuit tester that supports Jam<sup>TM</sup> Standard Test and Programming Language (STAPL) Files (.jam), Jam STAPL Byte-Code Files (.jbc), or Serial Vector Format Files (.svf)

# General Description

MAX 3000A devices are low–cost, high–performance devices based on the Altera MAX architecture. Fabricated with advanced CMOS technology, the EEPROM–based MAX 3000A devices operate with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. MAX 3000A devices in the –4, –5, –6, –7, and –10 speed grades are compatible with the timing requirements of the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2.* See Table 2.

MAX 3000A devices contain 32 to 512 macrocells, combined into groups of 16 macrocells called logic array blocks (LABs). Each macrocell has a programmable–AND/fixed–OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with shareable expander and high–speed parallel expander product terms to provide up to 32 product terms per macrocell.

MAX 3000A devices provide programmable speed/power optimization. Speed–critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 3000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non–speed–critical signals are switching. The output drivers of all MAX 3000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5–V, 3.3–V, and 5.0-V tolerant, allowing MAX 3000A devices to be used in mixed–voltage systems.

MAX 3000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry–standard PC– and UNIX–workstation–based EDA tools. The software runs on Windows–based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

The MAX 3000A architecture includes the following elements:


- Logic array blocks (LABs)
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array (PIA)
- I/O control blocks

The MAX 3000A architecture includes four dedicated inputs that can be used as general–purpose inputs or as high–speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 3000A devices.

# Functional Description

### Macrocells

MAX 3000A macrocells can be individually configured for either sequential or combinatorial logic operation. Macrocells consist of three functional blocks: logic array, product–term select matrix, and programmable register. Figure 2 shows a MAX 3000A macrocell.



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product–term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells


The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

## Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera development system compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay ( $t_{PEXP}$ ). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by  $2 \times t_{PEXP}$ .

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower–numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest–numbered macrocell can only lend parallel expanders and the highest–numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 3000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

# I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri–state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or  $V_{CC}$ . Figure 6 shows the I/O control block for MAX 3000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

The programming times described in Tables 4 through 6 are associated with the worst-case method using the enhanced ISP algorithm.

Table 4. MAX 3000A t <sub>PUL</sub>	able 4. MAX 3000A t <sub>PULSE</sub> & Cycle <sub>TCK</sub> Values										
Device	Progra	imming	Stand-Alone Verification								
	t <sub>PPULSE</sub> (s)	Cycle <sub>PTCK</sub>	t <sub>VPULSE</sub> (s)	Cycle <sub>VTCK</sub>							
EPM3032A	2.00	55,000	0.002	18,000							
EPM3064A	2.00	105,000	0.002	35,000							
EPM3128A	2.00	205,000	0.002	68,000							
EPM3256A	2.00	447,000	0.002	149,000							
EPM3512A	2.00	890,000	0.002	297,000							


Tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 5. MAX 3000A In-System Programming Times for Different Test Clock Frequencies										
Device				ť	тск				Units	
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz		
EPM3032A	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	S	
EPM3064A	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	s	
EPM3128A	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	s	
EPM3256A	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	s	
EPM3512A	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	S	

Table 6. MAX 3000A Stand-Alone Verification Times for Different Test Clock Frequencies											
Device				1	тск				Units		
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz			
EPM3032A	0.00	0.01	0.01	0.02	0.04	0.09	0.18	0.36	S		
EPM3064A	0.01	0.01	0.02	0.04	0.07	0.18	0.35	0.70	S		
EPM3128A	0.01	0.02	0.04	0.07	0.14	0.34	0.68	1.36	S		
EPM3256A	0.02	0.03	0.08	0.15	0.30	0.75	1.49	2.98	S		
EPM3512A	0.03	0.06	0.15	0.30	0.60	1.49	2.97	5.94	S		

٦

Г






Figure 7. MAX 3000A JTAG Waveforms

Table 10 shows the JTAG timing parameters and values for MAX 3000A devices.

Table 10. JTAG Timing Parameters & Values for MAX 3000A Devices										
Symbol	Parameter	Min	Мах	Unit						
t <sub>JCP</sub>	TCK clock period	100		ns						
t <sub>JCH</sub>	TCK clock high time	50		ns						
t <sub>JCL</sub>	TCK clock low time	50		ns						
t <sub>JPSU</sub>	JTAG port setup time	20		ns						
t <sub>JPH</sub>	JTAG port hold time	45		ns						
t <sub>JPCO</sub>	JTAG port clock to output		25	ns						
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns						
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns						
t <sub>JSSU</sub>	Capture register setup time	20		ns						
t <sub>JSH</sub>	Capture register hold time	45		ns						
t <sub>JSCO</sub>	Update register clock to output		25	ns						
t <sub>JSZX</sub>	Update register high impedance to valid output		25	ns						
t <sub>JSXZ</sub>	Update register valid output to high impedance		25	ns						

# **Open-Drain Output Option**

MAX 3000A devices provide an optional open–drain (equivalent to open-collector) output for each I/O pin. This open–drain output enables the device to provide system–level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired–OR plane.

Open-drain output pins on MAX 3000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high  $V_{IH}$ . When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting CMOS requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{OL}$  current specification should be considered when selecting a pull-up resistor

# Slew–Rate Control

The output buffer for each MAX 3000A I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

# **Design Security** All MAX 3000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

# Generic Testing

MAX 3000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 8. Test patterns can be used and then erased during early stages of the production flow.

Table 1	Table 13. MAX 3000A Device Recommended Operating Conditions										
Symbol	Parameter	Conditions	Min	Мах	Unit						
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(10)	3.0	3.6	V						
2	Supply voltage for output drivers, 3.3–V operation		3.0	3.6	V						
	Supply voltage for output drivers, 2.5–V operation		2.3	2.7	V						
V <sub>CCISP</sub>	Supply voltage during ISP		3.0	3.6	V						
VI	Input voltage	(3)	-0.5	5.75	V						
Vo	Output voltage		0	V <sub>CCIO</sub>	V						
T <sub>A</sub>	Ambient temperature	Commercial range	0	70	°C						
		Industrial range	-40	85	°C						
ТJ	Junction temperature	Commercial range	0	90	°C						
		Industrial range (11)	-40	105	°C						
t <sub>R</sub>	Input rise time			40	ns						
t <sub>F</sub>	Input fall time			40	ns						

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	High-level input voltage		1.7	5.75	V
V <sub>IL</sub>	Low-level input voltage		-0.5	0.8	V
V <sub>OH</sub>	3.3–V high–level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (5)	2.4		V
vo	3.3–V high–level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (5)	$V_{CCIO} - 0.2$		V
	2.5-V high-level output voltage	$I_{OH} = -100 \ \mu A \ DC, \ V_{CCIO} = 2.30 \ V \ (5)$	2.1		V
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (5)	2.0		V
		$I_{OH}$ = -2 mA DC, $V_{CCIO}$ = 2.30 V (5)	1.7		V
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(6)</i>		0.4	V
	3.3–V low–level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(6)</i>		0.2	V
	2.5-V low-level output voltage	$I_{OL}$ = 100 µA DC, $V_{CCIO}$ = 2.30 V (6)		0.2	V
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V <i>(6)</i>		0.4	V
		$I_{OL} = 2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (6)		0.7	V
l <sub>l</sub>	Input leakage current	V <sub>1</sub> = -0.5 to 5.5 V (7)	-10	10	μA
l <sub>oz</sub>	Tri-state output off-state current	V <sub>1</sub> = -0.5 to 5.5 V (7)	-10	10	μA
R <sub>ISP</sub>	Value of I/O pin pull-up resistor when programming in-system or during power-up	V <sub>CCIO</sub> = 2.3 to 3.6 V <i>(8)</i>	20	74	kΩ

Table 1	Table 15. MAX 3000A Device Capacitance     Note (9)									
Symbol	Parameter	Parameter Conditions Min Max Unit								
C <sub>IN</sub>	Input pin capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF					
C <sub>I/O</sub>	I/O pin capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF					

### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) All pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (4) These values are specified under the recommended operating conditions, as shown in Table 13 on page 23.
- (5) The parameter is measured with 50% of the outputs each sourcing the specified current. The I<sub>OH</sub> parameter refers to high–level TTL or CMOS output current.
- (6) The parameter is measured with 50% of the outputs each sinking the specified current. The I<sub>OL</sub> parameter refers to low–level TTL, PCI, or CMOS output current.
- (7) This value is specified during normal device operation. During power-up, the maximum leakage current is ±300 μA.
- (8) This pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (9) Capacitance is measured at 25° C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (10) The POR time for all MAX 3000A devices does not exceed 100 µs. The sufficient V<sub>CCINT</sub> voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V<sub>CCINT</sub> reaches the sufficient POR voltage level.
- (11) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.

Figure 9 shows the typical output drive characteristics of MAX 3000A devices.




Figure 9. Output Drive Characteristics of MAX 3000A Devices

# Power Sequencing & Hot–Socketing

Because MAX 3000A devices can be used in a mixed–voltage environment, they have been designed specifically to tolerate any possible power–up sequence. The V<sub>CCIO</sub> and V<sub>CCINT</sub> power planes can be powered in any order.

Signals can be driven into MAX 3000A devices before and during power-up without damaging the device. In addition, MAX 3000A devices do not drive out during power-up. Once operating conditions are reached, MAX 3000A devices operate as specified by the user.

# **Timing Model**

MAX 3000A device timing can be analyzed with the Altera software, with a variety of popular industry–standard EDA simulators and timing analyzers, or with the timing model shown in Figure 10. MAX 3000A devices have predictable internal delays that enable the designer to determine the worst–case timing of any design. The software provides timing simulation, point–to–point delay prediction, and detailed timing analysis for device–wide performance evaluation.




Figure 10. MAX 3000A Timing Model

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin–to–pin timing delays, can be calculated as the sum of internal parameters. Figure 11 shows the timing relationship between internal and external delay parameters.

# MAX 3000A Programmable Logic Device Family Data Sheet

Table 19. EPM3064A Internal Timing Parameters (Part 2 of 2)       Note (1)											
Symbol	Parameter	Conditions			Speed	Grade			Unit		
			_	-4 -7				10			
			Min	Max	Min	Max	Min	Max			
t <sub>CLR</sub>	Register clear time			1.3		2.1		2.9	ns		
t <sub>PIA</sub>	PIA delay	(2)		1.0		1.7		2.3	ns		
t <sub>LPA</sub>	Low-power adder	(5)		3.5		4.0		5.0	ns		

 Table 20. EPM3128A External Timing Parameters
 Note (1)

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	_	7		10	
			Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non– registered output	C1 = 35 pF <i>(2)</i>		5.0		7.5		10	ns
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF <i>(2)</i>		5.0		7.5		10	ns
t <sub>SU</sub>	Global clock setup time	(2)	3.3		4.9		6.6		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.4	1.0	5.0	1.0	6.6	ns
t <sub>CH</sub>	Global clock high time		2.0		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	1.8		2.8		3.8		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.3		0.4		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF <i>(2)</i>	1.0	4.9	1.0	7.1	1.0	9.4	ns
t <sub>ACH</sub>	Array clock high time		2.0		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		2.0		3.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		5.2		7.7		10.2	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	192.3		129.9		98.0		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		5.2		7.7		10.2	ns

Table 20	Table 20. EPM3128A External Timing Parameters       Note (1)									
Symbol	Parameter	Conditions			Speed	Grade			Unit	
			-	-5 -7 -10						
			Min	Max	Min	Max	Min	Max		
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (4)	192.3		129.9		98.0		MHz	

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-5		-7		_	10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.7		1.0		1.4	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		1.0		1.4	ns
t <sub>SEXP</sub>	Shared expander delay			2.0		2.9		3.8	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.7		0.9	ns
t <sub>LAD</sub>	Logic array delay			1.6		2.4		3.1	ns
t <sub>LAC</sub>	Logic control array delay			0.7		1.0		1.3	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.2		1.6	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		1.3		1.7		2.1	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.2		6.6	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns

Table 21. EPM3128A Internal Timing Parameters (Part 2 of 2)       Note (1)									
Symbol	Parameter	Conditions	onditions Speed Grade						Unit
			-5 -7		-7	-10			
			Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	Register setup time		1.4		2.1		2.9		ns
t <sub>H</sub>	Register hold time		0.6		1.0		1.3		ns
t <sub>RD</sub>	Register delay			0.8		1.2		1.6	ns
t <sub>COMB</sub>	Combinatorial delay			0.5		0.9		1.3	ns
t <sub>IC</sub>	Array clock delay			1.2		1.7		2.2	ns
t <sub>EN</sub>	Register enable time			0.7		1.0		1.3	ns
t <sub>GLOB</sub>	Global control delay			1.1		1.6		2.0	ns
t <sub>PRE</sub>	Register preset time			1.4		2.0		2.7	ns
t <sub>CLR</sub>	Register clear time			1.4		2.0		2.7	ns
t <sub>PIA</sub>	PIA delay	(2)		1.4		2.0		2.6	ns
t <sub>LPA</sub>	Low-power adder	(5)		4.0		4.0		5.0	ns

Table 22. EPM3256A External Timing Parameters       Note (1)								
Symbol	Parameter	Conditions	Speed Grade				Unit	
			-7	-7	-10		7	
			Min	Max	Min	Max	1	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF <i>(2)</i>		7.5		10	ns	
t <sub>PD2</sub>	I/O input to non–registered output	C1 = 35 pF <i>(2)</i>		7.5		10	ns	
t <sub>SU</sub>	Global clock setup time	(2)	5.2		6.9		ns	
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		ns	
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	4.8	1.0	6.4	ns	
t <sub>CH</sub>	Global clock high time		3.0		4.0		ns	
t <sub>CL</sub>	Global clock low time		3.0		4.0		ns	
t <sub>ASU</sub>	Array clock setup time	(2)	2.7		3.6		ns	
t <sub>AH</sub>	Array clock hold time	(2)	0.3		0.5		ns	
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF <i>(2)</i>	1.0	7.3	1.0	9.7	ns	
t <sub>ACH</sub>	Array clock high time		3.0		4.0		ns	
t <sub>ACL</sub>	Array clock low time		3.0		4.0		ns	
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	3.0		4.0		ns	

-

Symbol	Parameter	Conditions		Grade		Unit	
			-7	-10			
			Min	Min Max	Min	Max	1
t <sub>CNT</sub>	Minimum global clock period	(2)		7.9		10.5	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	126.6		95.2		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		7.9		10.5	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (4)	126.6		95.2		MHz

Symbol	Parameter	Conditions		Speed	Grade		Unit
			-7		-10		1
			Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.9		1.2	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.9		1.2	ns
t <sub>SEXP</sub>	Shared expander delay			2.8		3.7	ns
t <sub>PEXP</sub>	Parallel expander delay			0.5		0.6	ns
t <sub>LAD</sub>	Logic array delay			2.2		2.8	ns
t <sub>LAC</sub>	Logic control array delay			1.0		1.3	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO}$ = 3.3 V	C1 = 35 pF		1.2		1.6	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		1.7		2.1	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.2		6.6	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO}$ = 3.3 V	C1 = 35 pF		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO}$ = 2.5 V	C1 = 35 pF		4.5		5.5	ns

Symbol	Parameter	Conditions		Speed	Grade	Unit	
			-7		-10		-
			Min	Max	Min	Max	
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		6.0		6.5	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off V <sub>CCIO</sub> = 2.5 V	C1 = 35 pF		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		2.1		3.0		ns
t <sub>H</sub>	Register hold time		0.6		0.8		ns
t <sub>FSU</sub>	Register setup time of fast input		1.6		1.6		ns
t <sub>FH</sub>	Register hold time of fast input		1.4		1.4		ns
t <sub>RD</sub>	Register delay			1.3		1.7	ns
t <sub>COMB</sub>	Combinatorial delay			0.6		0.8	ns
t <sub>IC</sub>	Array clock delay			1.8		2.3	ns
t <sub>EN</sub>	Register enable time			1.0		1.3	ns
t <sub>GLOB</sub>	Global control delay			1.7		2.2	ns
t <sub>PRE</sub>	Register preset time			1.0		1.4	ns
t <sub>CLR</sub>	Register clear time			1.0		1.4	ns
t <sub>PIA</sub>	PIA delay	(2)		3.0		4.0	ns
t <sub>LPA</sub>	Low-power adder	(5)		4.5		5.0	ns

### Notes to tables:

- These values are specified under the recommended operating conditions, as shown in Table 13 on page 23. See Figure 11 on page 27 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(5) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in low–power mode.

Power Consumption	devices is $P = P_{INT} +$ The $P_{IO}$ va and switch Application The $I_{CCIN}$	ower (P) versus fr calculated with t + $P_{IO} = I_{CCINT} \times N$ alue, which depending frequency, c <i>n Note 74 (Evaluat</i> T value depends of I <sub>CCINT</sub> value is c	he following ec V <sub>CC</sub> + P <sub>IO</sub> nds on the devi an be calculate <i>ing Power for Al</i> on the switching	uation: ice output load o d using the guic <i>ltera Devices</i> ). g frequency and	characteristics lelines given in the application		
	$I_{CCINT} =$ (A × MC <sub>T</sub>	on) + [B× (MC <sub>D</sub>	<sub>EV</sub> – MC <sub>TON</sub> )] +	$(C \times MC_{USED})$	$(f_{MAX} \times tog_{LC})$		
	$(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$ The parameters in the I <sub>CCINT</sub> equation are:						
	MC <sub>TON</sub>	<ul> <li>Number of r on, as report</li> <li>File (.rpt)</li> </ul>		the Turbo Bit™ tus II or MAX+I	*		
	MC <sub>DEV</sub> MC <sub>USED</sub>	= Number of r = Total number the RPT File	er of macrocells		s reported in		
	<ul> <li>f<sub>MAX</sub> = Highest clock frequency to the device</li> <li>tog<sub>LC</sub> = Average percentage of logic cells toggling at each clock (typically 12.5%)</li> </ul>						
	A, B, C	= Constants (s		26)			
	Table 26.	. MAX 3000A I <sub>CC</sub> Ed	quation Constant	s			
		Device	Α	В	C		

EPM3032A

EPM3064A

EPM3128A

EPM3256A

EPM3512A

The I<sub>CCINT</sub> calculation provides an I<sub>CC</sub> estimate based on typical conditions using a pattern of a 16–bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I<sub>CC</sub> should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

0.71

0.71

0.71

0.71

0.71

0.30

0.30

0.30

0.30

0.30

Figures 12 and 13 show the typical supply current versus frequency for MAX 3000A devices.

0.014

0.014

0.014

0.014

0.014

# Figure 12. I<sub>CC</sub> vs. Frequency for MAX 3000A Devices

100

80 60


40

20

0

50

Typical I<sub>CC</sub> Active (mA)



High Speed

200

250

- 108.7 MHz

Low Power

Frequency (MHz)

150

100

# Version 3.3

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.3:

- Updated Tables 3, 13, and 26.
- Added Tables 4 through 6.
- Updated Figures 12 and 13.
- Added "Programming Sequence" on page 14 and "Programming Times" on page 14

# Version 3.2

The following change were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.2:

■ Updated the EPM3512 I<sub>CC</sub> versus frequency graph in Figure 13.

# Version 3.1

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.1:

- Updated timing information in Table 1 for the EPM3256A device.
- Updated *Note (10)* of Table 15.

# Version 3.0

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.0:

- Added EPM3512A device.
- Updated Tables 2 and 3.

101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit\_reg@altera.com

responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services

