

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 4.5 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | 1250 |
| Number of I/O | 34 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm3064atc44-4 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 3000A devices contain 32 to 512 macrocells, combined into groups of 16 macrocells called logic array blocks (LABs). Each macrocell has a programmable—AND/fixed—OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with shareable expander and high—speed parallel expander product terms to provide up to 32 product terms per macrocell.

MAX 3000A devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 3000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 3000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5–V, 3.3–V, and 5.0-V tolerant, allowing MAX 3000A devices to be used in mixed-voltage systems.

MAX 3000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry–standard PC– and UNIX–workstation–based EDA tools. The software runs on Windows–based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

Functional Description

The MAX 3000A architecture includes the following elements:

- Logic array blocks (LABs)
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array (PIA)
- I/O control blocks

The MAX 3000A architecture includes four dedicated inputs that can be used as general–purpose inputs or as high–speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 3000A devices.




Figure 1. MAX 3000A Device Block Diagram

Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.


Logic Array Blocks

The MAX 3000A device architecture is based on the linking of high–performance LABs. LABs consist of 16–macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- 36 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions

Figure 5. MAX 3000A PIA Routing



While the routing delays of channel–based routing schemes in masked or FPGAs are cumulative, variable, and path–dependent, the MAX 3000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri–state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or $V_{CC}.$ Figure 6 shows the I/O control block for MAX 3000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.




Figure 6. I/O Control Block of MAX 3000A Devices

Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

When the tri–state buffer control is connected to ground, the output is tri-stated (high impedance), and the $\rm I/O$ pin can be used as a dedicated input. When the tri–state buffer control is connected to $\rm V_{CC}$, the output is enabled.

The MAX 3000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In-System Programmability

MAX 3000A devices can be programmed in–system via an industry–standard four–pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The MAX 3000A architecture internally generates the high programming voltages required to program its EEPROM cells, allowing in–system programming with only a single 3.3–V power supply. During in–system programming, the I/O pins are tri–stated and weakly pulled–up to eliminate board conflicts. The pull–up value is nominally 50 k Ω

MAX 3000A devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that ensures safe operation when in–system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (PCB) with standard pick—and—place equipment before they are programmed. MAX 3000A devices can be programmed by downloading the information via in–circuit testers, embedded processors, the MasterBlaster communications cable, the ByteBlasterMV parallel port download cable, and the BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high—pin—count packages (e.g., QFP packages) due to device handling. MAX 3000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

The Jam STAPL programming and test language can be used to program MAX 3000A devices with in–circuit testers, PCs, or embedded processors.



For more information on using the Jam STAPL programming and test language, see *Application Note 88* (Using the Jam Language for ISP & ICR via an Embedded Processor), *Application Note 122* (Using Jam STAPL for ISP & ICR via an Embedded Processor) and AN 111 (Embedded Programming Using the 8051 and Jam Byte-Code).

The ISP circuitry in MAX 3000A devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 3000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- Check ID. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 3000A Device

The time required to program a single MAX 3000A device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where: $t_{PROG} = Programming time$ $t_{PPULSE} = Sum of the fixed times to erase, program, and$

verify the EEPROM cells

 $Cycle_{PTCK}$ = Number of TCK cycles to program a device

= TCK frequency

The ISP times for a stand-alone verification of a single MAX 3000A device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where: t_{VER} = Verify time t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

The programming times described in Tables 4 through 6 are associated with the worst-case method using the enhanced ISP algorithm.

| Table 4. MAX 3000A t _{PU} | able 4. MAX 3000A t _{PULSE} & Cycle _{TCK} Values | | | | | | | | | | | | |
|---|--|-----------------------|-------------------------|-----------------------|--|--|--|--|--|--|--|--|--|
| Device Programming Stand-Alone Verification | | | | | | | | | | | | | |
| | t _{PPULSE} (s) | Cycle _{PTCK} | t _{VPULSE} (s) | Cycle _{VTCK} | | | | | | | | | |
| EPM3032A | 2.00 | 55,000 | 0.002 | 18,000 | | | | | | | | | |
| EPM3064A | 2.00 | 105,000 | 0.002 | 35,000 | | | | | | | | | |
| EPM3128A | 2.00 | 205,000 | 0.002 | 68,000 | | | | | | | | | |
| EPM3256A | 2.00 | 447,000 | 0.002 | 149,000 | | | | | | | | | |
| EPM3512A | 2.00 | 890,000 | 0.002 | 297,000 | | | | | | | | | |

Tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies.

| Table 5. MAX 3000A In-System Programming Times for Different Test Clock Frequencies | | | | | | | | | | | |
|---|--------|------------------|-------|-------|---------|---------|---------|--------|---|--|--|
| Device | | f _{TCK} | | | | | | | | | |
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | | | |
| EPM3032A | 2.01 | 2.01 | 2.03 | 2.06 | 2.11 | 2.28 | 2.55 | 3.10 | S | | |
| EPM3064A | 2.01 | 2.02 | 2.05 | 2.11 | 2.21 | 2.53 | 3.05 | 4.10 | S | | |
| EPM3128A | 2.02 | 2.04 | 2.10 | 2.21 | 2.41 | 3.03 | 4.05 | 6.10 | S | | |
| EPM3256A | 2.05 | 2.09 | 2.23 | 2.45 | 2.90 | 4.24 | 6.47 | 10.94 | S | | |
| EPM3512A | 2.09 | 2.18 | 2.45 | 2.89 | 3.78 | 6.45 | 10.90 | 19.80 | s | | |

| Table 6. MAX | Table 6. MAX 3000A Stand-Alone Verification Times for Different Test Clock Frequencies | | | | | | | | | | | |
|--------------|--|------------------|-------|-------|---------|---------|---------|--------|---|--|--|--|
| Device | | f _{TCK} | | | | | | | | | | |
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | | | | |
| EPM3032A | 0.00 | 0.01 | 0.01 | 0.02 | 0.04 | 0.09 | 0.18 | 0.36 | S | | | |
| EPM3064A | 0.01 | 0.01 | 0.02 | 0.04 | 0.07 | 0.18 | 0.35 | 0.70 | S | | | |
| EPM3128A | 0.01 | 0.02 | 0.04 | 0.07 | 0.14 | 0.34 | 0.68 | 1.36 | S | | | |
| EPM3256A | 0.02 | 0.03 | 0.08 | 0.15 | 0.30 | 0.75 | 1.49 | 2.98 | S | | | |
| EPM3512A | 0.03 | 0.06 | 0.15 | 0.30 | 0.60 | 1.49 | 2.97 | 5.94 | S | | | |

Programmable Speed/Power Control

MAX 3000A devices offer a power–saving mode that supports low-power operation across user–defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 3000A device for either high–speed or low–power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{ACI} , t_{EN} , t_{CPPW} and t_{SEXP} parameters.

Output Configuration

MAX 3000A device outputs can be programmed to meet a variety of system–level requirements.

MultiVolt I/O Interface

The MAX 3000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 3000A devices to connect to systems with differing supply voltages. MAX 3000A devices in all packages can be set for 2.5–V, 3.3–V, or 5.0–V I/O pin operation. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3–V or 2.5–V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5–V power supply, the output levels are compatible with 2.5–V systems. When the VCCIO pins are connected to a 3.3–V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0–V systems. Devices operating with V_{CCIO} levels lower than 3.0 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} . Inputs can always be driven by 2.5–V, 3.3–V, or 5.0–V signals.

| 1 | able I | 1 summarızes | the MA | X 3000A | Multi V | olt I/C |) supp | ort. |
|---|--------|--------------|--------|---------|---------|---------|--------|------|
|---|--------|--------------|--------|---------|---------|---------|--------|------|

| Table 11. MAX 300 | Table 11. MAX 3000A MultiVolt I/O Support | | | | | | | | | | | |
|--|---|----------|----------|----------|-----|-----|--|--|--|--|--|--|
| V _{CCIO} Voltage Input Signal (V) Output Signal (V) | | | | | | | | | | | | |
| | 2.5 | 3.3 | 5.0 | 2.5 | 3.3 | 5.0 | | | | | | |
| 2.5 | ✓ | ✓ | ✓ | ✓ | | | | | | | | |
| 3.3 | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | | | | | | |

Note:

(1) When $V_{\rm CCIO}$ is 3.3 V, a MAX 3000A device can drive a 2.5–V device that has 3.3–V tolerant inputs.

Open-Drain Output Option

MAX 3000A devices provide an optional open–drain (equivalent to open-collector) output for each I/O pin. This open–drain output enables the device to provide system–level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired–OR plane.

Open-drain output pins on MAX 3000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high $V_{\rm IH}$. When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting CMOS requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor

Slew-Rate Control

The output buffer for each MAX 3000A I/O pin has an adjustable output slew rate that can be configured for low–noise or high–speed performance. A faster slew rate provides high–speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low–noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin–by–pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Design Security


All MAX 3000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

MAX 3000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 8. Test patterns can be used and then erased during early stages of the production flow.

Figure 8. MAX 3000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fastground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V outputs. Numbers without brackets are for 3.3-V devices or outputs.



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

| Table 1 | 2. MAX 3000A Device Absolute | e Maximum Ratings Note (1) | | | |
|------------------|------------------------------|------------------------------------|------|------|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| V _{CC} | Supply voltage | With respect to ground (2) | -0.5 | 4.6 | V |
| VI | DC input voltage | | -2.0 | 5.75 | V |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA |
| T _{STG} | Storage temperature | No bias | -65 | 150 | ° C |
| T _A | Ambient temperature | Under bias | -65 | 135 | ° C |
| T_{J} | Junction temperature | PQFP and TQFP packages, under bias | | 135 | ° C |

 $V_{CCINT} = 3.3 V$

V_{CCIO} = 2.5 V

Temperature = 25 °C

150 I_{OL} 100 Typical I_O $V_{CCINT} = 3.3 V$ Output $V_{CCIO} = 3.3 V$ Current (mA) Temperature = 25 °C 50 I_{OH} 2 V_O Output Voltage (V) 2.5 V 150 I_{OL}

Figure 9. Output Drive Characteristics of MAX 3000A Devices

3.3 V

Power Sequencing & Hot-Socketing

Because MAX 3000A devices can be used in a mixed–voltage environment, they have been designed specifically to tolerate any possible power–up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.

V_O Output Voltage (V)

Signals can be driven into MAX 3000A devices before and during power-up without damaging the device. In addition, MAX 3000A devices do not drive out during power-up. Once operating conditions are reached, MAX 3000A devices operate as specified by the user.

Altera Corporation 25

100

50

Typical I_O

Current (mA)

Output

| Table 17. EPM3032A Internal Timing Parameters (Part 2 of 2) Note (1) | | | | | | | | | |
|--|-----------------|------------|-----|-------------------------|--|-----|--|-----|------|
| Symbol | Parameter | Conditions | | Speed Grade | | | | | Unit |
| | | | _ | -4 -7 -10 | | | | | |
| | | | Min | Min Max Min Max Min Max | | | | Max | |
| t _{PIA} | PIA delay | (2) | | 0.9 | | 1.5 | | 2.1 | ns |
| t_{LPA} | Low-power adder | (5) | | 2.5 | | 4.0 | | 5.0 | ns |

| Table 18 | 3. EPM3064A External Timin | g Parameters | Note (| 1) | | | | | |
|-------------------|--|-----------------------|--------|-----|-------|-------|-------|------|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | _ | 4 | _ | 7 | -1 | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non–registered output | C1 = 35 pF (2) | | 4.5 | | 7.5 | | 10.0 | ns |
| t _{PD2} | I/O input to non–registered output | C1 = 35 pF <i>(2)</i> | | 4.5 | | 7.5 | | 10.0 | ns |
| t _{SU} | Global clock setup time | (2) | 2.8 | | 4.7 | | 6.2 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.1 | 1.0 | 5.1 | 1.0 | 7.0 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 1.6 | | 2.6 | | 3.6 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.3 | | 0.4 | | 0.6 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 4.3 | 1.0 | 7.2 | 1.0 | 9.6 | ns |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 4.5 | | 7.4 | | 10.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 222.2 | | 135.1 | | 100.0 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 4.5 | | 7.4 | | 10.0 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 222.2 | | 135.1 | | 100.0 | | MHz |

| Table 20. EPM3128A External Timing Parameters Note (1) | | | | | | | | | | |
|--|--|------------|-------|-------------------------|--|--|--|--|--|--|
| Symbol | Parameter | Conditions | | Speed Grade | | | | | | |
| | | | - | -5 -7 -10 | | | | | | |
| | | | Min | Min Max Min Max Min Max | | | | | | |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 192.3 | | | | | | | |

| Table 2 | 1. EPM3128A Internal Timing | g Parameters (I | Part 1 of | 2) N | ote (1) | | | | |
|-------------------|---|-----------------|-----------|-------------|---------|-------|-----|------|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | _ | ·5 | - | -7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 1.0 | | 1.4 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 1.0 | | 1.4 | ns |
| t _{SEXP} | Shared expander delay | | | 2.0 | | 2.9 | | 3.8 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.7 | | 0.9 | ns |
| t_{LAD} | Logic array delay | | | 1.6 | | 2.4 | | 3.1 | ns |
| t_{LAC} | Logic control array delay | | | 0.7 | | 1.0 | | 1.3 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 0.8 | | 1.2 | | 1.6 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF | | 1.3 | | 1.7 | | 2.1 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.8 | | 6.2 | | 6.6 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |

| Symbol | Parameter | Conditions | | Speed | Grade | | Unit |
|-------------------|--|----------------|-------|-------|-------|------|------|
| | | | - | 7 | -1 | 10 | |
| | | | Min | Max | Min | Max | |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 7.8 | 1.0 | 10.4 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 8.6 | | 11.5 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 116.3 | | 87.0 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 8.6 | | 11.5 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 116.3 | | 87.0 | | MHz |

| Table 25. EPM3512A Internal Timing Parameters (Part 1 of 2) Note (1) | | | | | | | |
|--|---|------------|-------------|-----|-----|-----|------|
| Symbol | Parameter | Conditions | Speed Grade | | | | Unit |
| | | | -7 | | -10 | | 1 |
| | | | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 0.9 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 0.9 | ns |
| t _{FIN} | Fast input delay | | | 3.1 | | 3.6 | ns |
| t _{SEXP} | Shared expander delay | | | 2.7 | | 3.5 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.5 | ns |
| t_{LAD} | Logic array delay | | | 2.2 | | 2.8 | ns |
| t _{LAC} | Logic control array delay | | | 1.0 | | 1.3 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 1.0 | | 1.5 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF | | 1.5 | | 2.0 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | Unit |
|-------------------|---|------------|-------------|-----|-----|------|------|
| | | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 \text{ V or } 3.3 \text{ V}$ | C1 = 35 pF | | 6.0 | | 6.5 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{\rm CCIO} = 3.3 \ { m V}$ | C1 = 35 pF | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 2.1 | | 3.0 | | ns |
| t _H | Register hold time | | 0.6 | | 0.8 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.6 | | 1.6 | | ns |
| t _{FH} | Register hold time of fast input | | 1.4 | | 1.4 | | ns |
| t _{RD} | Register delay | | | 1.3 | | 1.7 | ns |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 0.8 | ns |
| t _{IC} | Array clock delay | | | 1.8 | | 2.3 | ns |
| t _{EN} | Register enable time | | | 1.0 | | 1.3 | ns |
| t _{GLOB} | Global control delay | | | 1.7 | | 2.2 | ns |
| t _{PRE} | Register preset time | | | 1.0 | | 1.4 | ns |
| t _{CLR} | Register clear time | | | 1.0 | | 1.4 | ns |
| t _{PIA} | PIA delay | (2) | | 3.0 | | 4.0 | ns |
| t _{LPA} | Low-power adder | (5) | | 4.5 | | 5.0 | ns |

Notes to tables:

- (1) These values are specified under the recommended operating conditions, as shown in Table 13 on page 23. See Figure 11 on page 27 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in low–power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX}, in MHz) for MAX 3000A devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The $P_{\rm IO}$ value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.

The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

 $I_{CCINT} =$

$$(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$$

The parameters in the I_{CCINT} equation are:

 MC_{TON} = Number of macrocells with the Turbo BitTM option turned

on, as reported in the Quartus II or MAX+PLUS II Report

File (.rpt)

 MC_{DEV} = Number of macrocells in the device

MC_{USED} = Total number of macrocells in the design, as reported in

the RPT File

 f_{MAX} = Highest clock frequency to the device

tog_{LC} = Average percentage of logic cells toggling at each clock

(typically 12.5%)


A, B, C = Constants (shown in Table 26)

| Table 26. MAX 3000A I _{CC} Equation Constants | | | | | |
|--|------|------|-------|--|--|
| Device | A | В | C | | |
| EPM3032A | 0.71 | 0.30 | 0.014 | | |
| EPM3064A | 0.71 | 0.30 | 0.014 | | |
| EPM3128A | 0.71 | 0.30 | 0.014 | | |
| EPM3256A | 0.71 | 0.30 | 0.014 | | |
| EPM3512A | 0.71 | 0.30 | 0.014 | | |


The I_{CCINT} calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16–bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figures 12 and 13 show the typical supply current versus frequency for MAX 3000A devices.

Figure 12. I_{CC} vs. Frequency for MAX 3000A Devices



EPM3128A



Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin–out information.

Figures 14 through 18 show the package pin-out diagrams for MAX 3000A devices.

Figure 14. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.





Figure 18. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.5 supersedes information published in previous versions. The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.5:

Version 3.5

The following changes were made in the MAX 3000A Programmable Logic Device Data Sheet version 3.5:

■ New paragraph added before "Expander Product Terms".

Version 3.4

The following changes were made in the MAX 3000A Programmable Logic Device Data Sheet version 3.4:

■ Updated Table 1.