E·XFL

Intel - EPM3064ATI100-10N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| Product Status | Obsolete |
|---------------------------------|--------------------------------------------------------------|
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | 1250 |
| Number of I/O | 66 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm3064ati100-10n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More Features

- PCI compatible
- Bus-friendly architecture including programmable slew-rate control
- Open–drain output option
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power–saving mode for a power reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- Enhanced architectural features, including:
 - 6 or 10 pin- or logic-driven output enable signals
 - Two global clock signals with optional inversion
 - Enhanced interconnect resources for improved routability
 - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from third-party manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with the Altera master programming unit (MPU), MasterBlasterTM communications cable, ByteBlasterMVTM parallel port download cable, BitBlasterTM serial download cable as well as programming hardware from third-party manufacturers and any in-circuit tester that supports JamTM Standard Test and Programming Language (STAPL) Files (.jam), Jam STAPL Byte-Code Files (.jbc), or Serial Vector Format Files (.svf)

General Description

MAX 3000A devices are low–cost, high–performance devices based on the Altera MAX architecture. Fabricated with advanced CMOS technology, the EEPROM–based MAX 3000A devices operate with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. MAX 3000A devices in the –4, –5, –6, –7, and –10 speed grades are compatible with the timing requirements of the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2.* See Table 2.


Expander Product Terms

Although most logic functions can be implemented with the five product terms available in each macrocell, highly complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 3000A architecture also offers both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. Shareable expanders incur a small delay (t_{SEXP}). Figure 3 shows how shareable expanders can feed multiple macrocells.





Shareable expanders can be shared by any or all macrocells in an LAB.


Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera development system compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower–numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest–numbered macrocell can only lend parallel expanders and the highest–numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.


Figure 4. MAX 3000A Parallel Expanders



Unused product terms in a macrocell can be allocated to a neighboring macrocell.

Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 3000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a two-input AND gate, which selects a PIA signal to drive into the LAB.




While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 3000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri–state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 6 shows the I/O control block for MAX 3000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

Figure 6. I/O Control Block of MAX 3000A Devices



Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

When the tri–state buffer control is connected to ground, the output is tri-stated (high impedance), and the I/O pin can be used as a dedicated input. When the tri–state buffer control is connected to V_{CC} , the output is enabled.

The MAX 3000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In–System Programmability

MAX 3000A devices can be programmed in–system via an industry– standard four–pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The MAX 3000A architecture internally generates the high programming voltages required to program its EEPROM cells, allowing in–system programming with only a single 3.3–V power supply. During in–system programming, the I/O pins are tri–stated and weakly pulled–up to eliminate board conflicts. The pull–up value is nominally 50 kΩ

MAX 3000A devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that ensures safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (PCB) with standard pick–and–place equipment before they are programmed. MAX 3000A devices can be programmed by downloading the information via in–circuit testers, embedded processors, the MasterBlaster communications cable, the ByteBlasterMV parallel port download cable, and the BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high–pin–count packages (e.g., QFP packages) due to device handling. MAX 3000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

The Jam STAPL programming and test language can be used to program MAX 3000A devices with in–circuit testers, PCs, or embedded processors.



For more information on using the Jam STAPL programming and test language, see *Application Note 88 (Using the Jam Language for ISP & ICR via an Embedded Processor), Application Note 122 (Using Jam STAPL for ISP & ICR via an Embedded Processor)* and *AN 111 (Embedded Programming Using the 8051 and Jam Byte-Code).*

The ISP circuitry in MAX 3000A devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 3000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. *Enter ISP*. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase.* Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program*. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. *Verify.* Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. *Exit ISP*. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

The programming times described in Tables 4 through 6 are associated with the worst-case method using the enhanced ISP algorithm.

| Table 4. MAX 3000A t _{PUL} | able 4. MAX 3000A t _{PULSE} & Cycle _{TCK} Values | | | | | | | | | |
|-------------------------------------|--------------------------------------------------------------------|-----------------------|--------------------------|-----------------------|--|--|--|--|--|--|
| Device | Progra | imming | Stand-Alone Verification | | | | | | | |
| | t _{PPULSE} (s) | Cycle _{PTCK} | t _{VPULSE} (s) | Cycle _{VTCK} | | | | | | |
| EPM3032A | 2.00 | 55,000 | 0.002 | 18,000 | | | | | | |
| EPM3064A | 2.00 | 105,000 | 0.002 | 35,000 | | | | | | |
| EPM3128A | 2.00 | 205,000 | 0.002 | 68,000 | | | | | | |
| EPM3256A | 2.00 | 447,000 | 0.002 | 149,000 | | | | | | |
| EPM3512A | 2.00 | 890,000 | 0.002 | 297,000 | | | | | | |

Tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies.

| Table 5. MAX 3000A In-System Programming Times for Different Test Clock Frequencies | | | | | | | | | | |
|-------------------------------------------------------------------------------------|--------|-------|-------|-------|---------|---------|---------|--------|-------|--|
| Device | | | | ť | тск | | | | Units | |
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | | |
| EPM3032A | 2.01 | 2.01 | 2.03 | 2.06 | 2.11 | 2.28 | 2.55 | 3.10 | S | |
| EPM3064A | 2.01 | 2.02 | 2.05 | 2.11 | 2.21 | 2.53 | 3.05 | 4.10 | s | |
| EPM3128A | 2.02 | 2.04 | 2.10 | 2.21 | 2.41 | 3.03 | 4.05 | 6.10 | s | |
| EPM3256A | 2.05 | 2.09 | 2.23 | 2.45 | 2.90 | 4.24 | 6.47 | 10.94 | s | |
| EPM3512A | 2.09 | 2.18 | 2.45 | 2.89 | 3.78 | 6.45 | 10.90 | 19.80 | S | |

| Table 6. MAX | 3000A Stai | nd-Alone V | <i>lerification</i> | Times for | Different T | est Clock F | requencies | 5 | |
|--------------|------------|------------|---------------------|-----------|-------------|-------------|------------|--------|-------|
| Device | | | | 1 | тск | | | | Units |
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | |
| EPM3032A | 0.00 | 0.01 | 0.01 | 0.02 | 0.04 | 0.09 | 0.18 | 0.36 | S |
| EPM3064A | 0.01 | 0.01 | 0.02 | 0.04 | 0.07 | 0.18 | 0.35 | 0.70 | S |
| EPM3128A | 0.01 | 0.02 | 0.04 | 0.07 | 0.14 | 0.34 | 0.68 | 1.36 | s |
| EPM3256A | 0.02 | 0.03 | 0.08 | 0.15 | 0.30 | 0.75 | 1.49 | 2.98 | S |
| EPM3512A | 0.03 | 0.06 | 0.15 | 0.30 | 0.60 | 1.49 | 2.97 | 5.94 | S |

٦

Г

Programmable Speed/Power Control

MAX 3000A devices offer a power–saving mode that supports low-power operation across user–defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 3000A device for either high–speed or low–power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{EN} , t_{CPPW} and t_{SEXP} parameters.

Output Configuration

MAX 3000A device outputs can be programmed to meet a variety of system–level requirements.

MultiVolt I/O Interface

The MAX 3000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 3000A devices to connect to systems with differing supply voltages. MAX 3000A devices in all packages can be set for 2.5–V, 3.3–V, or 5.0–V I/O pin operation. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3–V or 2.5–V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5–V power supply, the output levels are compatible with 2.5–V systems. When the VCCIO pins are connected to a 3.3–V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0–V systems. Devices operating with V_{CCIO} levels lower than 3.0 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} . Inputs can always be driven by 2.5–V, 3.3–V, or 5.0–V signals.


Table 11 summarizes the MAX 3000A MultiVolt I/O support.

| Table 11. MAX 3000A MultiVolt I/O Support | | | | | | | | |
|-------------------------------------------|--------------|--------------|--------------|-------------------|--------------|--------------|--|--|
| V _{CCIO} Voltage | Inj | out Signal | (V) | Output Signal (V) | | | | |
| | 2.5 | 3.3 | 5.0 | 2.5 | 3.3 | 5.0 | | |
| 2.5 | \checkmark | ~ | ~ | ~ | | | | |
| 3.3 | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | \checkmark | | |

Note:

When V_{CCIO} is 3.3 V, a MAX 3000A device can drive a 2.5–V device that has 3.3–V tolerant inputs.

Figure 8. MAX 3000A AC Test Conditions



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

| Table 12. MAX 3000A Device Absolute Maximum Ratings Note (1) | | | | | | | | | | |
|--------------------------------------------------------------------|----------------------------|------------------------------------|------|------|------|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | |
| V _{CC} | Supply voltage | With respect to ground (2) | -0.5 | 4.6 | V | | | | | |
| VI | DC input voltage | | -2.0 | 5.75 | V | | | | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | | | | |
| T _A | Ambient temperature | Under bias | -65 | 135 | °C | | | | | |
| TJ | Junction temperature | PQFP and TQFP packages, under bias | | 135 | °C | | | | | |

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|-----------------------------------------------------|-----------------------|------|-------------------|--------|
| V _{CCINT} | Supply voltage for internal logic and input buffers | (10) | 3.0 | 3.6 | V |
| | Supply voltage for output drivers, 3.3–V operation | | 3.0 | 3.6 | V |
| | Supply voltage for output drivers, 2.5–V operation | | 2.3 | 2.7 | v v |
| V _{CCISP} | Supply voltage during ISP | | 3.0 | 3.6 | V |
| VI | Input voltage | (3) | -0.5 | 5.75 | V |
| Vo | Output voltage | | 0 | V _{CCIO} | V |
| T _A | Ambient temperature | Commercial range | 0 | 70 | °C |
| | | Industrial range | -40 | 85 | °C |
| ТJ | Junction temperature | Commercial range | 0 | 90 | °C |
| | | Industrial range (11) | -40 | 105 | °C |
| t _R | Input rise time | | | 40 | ns |
| t _F | Input fall time | | | 40 | ns |

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|---------------------------------------------------------------------------------------|--------------------------------------------------------------------|------------------|--------------------------------------------------------|------|
| V _{IH} | High-level input voltage | | 1.7 | 5.75 | V |
| V _{IL} | Low-level input voltage | | -0.5 | 0.8 | V |
| V _{OH} | 3.3–V high–level TTL output voltage | $I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (5) | 2.4 | | V |
| v | 3.3–V high–level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (5) | $V_{CCIO} - 0.2$ | | V |
| | 2.5-V high-level output voltage | $I_{OH} = -100 \ \mu A \ DC, \ V_{CCIO} = 2.30 \ V \ (5)$ | 2.1 | | V |
| | | $I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (5) | 2.0 | | V |
| | | I_{OH} = -2 mA DC, V_{CCIO} = 2.30 V (5) | 1.7 | V | |
| V _{OL} | 3.3-V low-level TTL output voltage | I _{OL} = 8 mA DC, V _{CCIO} = 3.00 V <i>(6)</i> | | 0.4 | V |
| | 3.3–V low–level CMOS output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(6)</i> | | 0.2 | V |
| | 2.5-V low-level output voltage | I_{OL} = 100 µA DC, V_{CCIO} = 2.30 V (6) | | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | V |
| | | I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(6)</i> | | 0.4 | V |
| | | $I_{OL} = 2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (6) | | 0.7 | V |
| l _l | Input leakage current | V ₁ = -0.5 to 5.5 V (7) | -10 | 10 | μA |
| l _{oz} | Tri-state output off-state current | V ₁ = -0.5 to 5.5 V (7) | -10 | 10 | μA |
| R _{ISP} | Value of I/O pin pull-up resistor when programming in-system or during power-up | V _{CCIO} = 2.3 to 3.6 V <i>(8)</i> | 20 | 74 | kΩ |

| Table 1 | Table 15. MAX 3000A Device Capacitance Note (9) | | | | | | | | | |
|------------------|-----------------------------------------------------|-------------------------------------|--|---|----|--|--|--|--|--|
| Symbol | Parameter | Parameter Conditions Min Max Unit | | | | | | | | |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF | | | | | |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF | | | | | |

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) All pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (4) These values are specified under the recommended operating conditions, as shown in Table 13 on page 23.
- (5) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high–level TTL or CMOS output current.
- (6) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low–level TTL, PCI, or CMOS output current.
- (7) This value is specified during normal device operation. During power-up, the maximum leakage current is ±300 μA.
- (8) This pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (9) Capacitance is measured at 25° C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (10) The POR time for all MAX 3000A devices does not exceed 100 µs. The sufficient V_{CCINT} voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (11) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.

Figure 9 shows the typical output drive characteristics of MAX 3000A devices.

Timing Model

MAX 3000A device timing can be analyzed with the Altera software, with a variety of popular industry–standard EDA simulators and timing analyzers, or with the timing model shown in Figure 10. MAX 3000A devices have predictable internal delays that enable the designer to determine the worst–case timing of any design. The software provides timing simulation, point–to–point delay prediction, and detailed timing analysis for device–wide performance evaluation.




Figure 10. MAX 3000A Timing Model

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin–to–pin timing delays, can be calculated as the sum of internal parameters. Figure 11 shows the timing relationship between internal and external delay parameters.

Tables 16 through 23 show EPM3032A, EPM3064A, EPM3128A, EPM3256A, and EPM3512A timing information.

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|-------------------|-------------------------------------------|--------------------------|-------|-----|-------|-------|-------|-----|------|
| | | | - | 4 | - | 7 | -1 | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non– registered output | C1 = 35 pF <i>(2)</i> | | 4.5 | | 7.5 | | 10 | ns |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF <i>(2)</i> | | 4.5 | | 7.5 | | 10 | ns |
| t _{SU} | Global clock setup time | (2) | 2.9 | | 4.7 | | 6.3 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.0 | 1.0 | 5.0 | 1.0 | 6.7 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 1.6 | | 2.5 | | 3.6 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.3 | | 0.5 | | 0.5 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF <i>(2)</i> | 1.0 | 4.3 | 1.0 | 7.2 | 1.0 | 9.4 | ns |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 4.4 | | 7.2 | | 9.7 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 227.3 | | 138.9 | | 103.1 | | MHz |
| t _{acnt} | Minimum array clock period | (2) | | 4.4 | | 7.2 | | 9.7 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 227.3 | | 138.9 | | 103.1 | | MHz |

٦

Г

MAX 3000A Programmable Logic Device Family Data Sheet

| Table 19 |). EPM3064A Internal Tim | ing Parameters (F | Part 2 of | 2) N | ote (1) | | | | |
|------------------|--------------------------|-------------------|-----------|-------------|---------|-------|-----|-----|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | _ | -4 | | -7 | | -10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{CLR} | Register clear time | | | 1.3 | | 2.1 | | 2.9 | ns |
| t _{PIA} | PIA delay | (2) | | 1.0 | | 1.7 | | 2.3 | ns |
| t _{LPA} | Low-power adder | (5) | | 3.5 | | 4.0 | | 5.0 | ns |

 Table 20. EPM3128A External Timing Parameters
 Note (1)

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|-------------------|------------------------------------------|--------------------------|-------|-----|-------|-------|------|------|------|
| | | | - | 5 | _ | 7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non– registered output | C1 = 35 pF <i>(2)</i> | | 5.0 | | 7.5 | | 10 | ns |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF <i>(2)</i> | | 5.0 | | 7.5 | | 10 | ns |
| t _{SU} | Global clock setup time | (2) | 3.3 | | 4.9 | | 6.6 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.4 | 1.0 | 5.0 | 1.0 | 6.6 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 1.8 | | 2.8 | | 3.8 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | 0.4 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF <i>(2)</i> | 1.0 | 4.9 | 1.0 | 7.1 | 1.0 | 9.4 | ns |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 5.2 | | 7.7 | | 10.2 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 192.3 | | 129.9 | | 98.0 | | MHz |
| t _{acnt} | Minimum array clock period | (2) | | 5.2 | | 7.7 | | 10.2 | ns |

| Table 20. EPM3128A External Timing Parameters Note (1) | | | | | | | | | |
|--------------------------------------------------------------|-------------------------------------------|------------|-----------------|-----|-------|-----|------|-----|------|
| Symbol | Parameter | Conditions | Speed Grade Uni | | | | | | Unit |
| | | | -5 | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| f _{acnt} | Maximum internal array clock frequency | (2), (4) | 192.3 | | 129.9 | | 98.0 | | MHz |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | Unit |
|-------------------|---------------------------------------------------------------------------------------------|------------|-------------|-----|-----|-----|-----|------|------|
| | | | -5 | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 1.0 | | 1.4 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 1.0 | | 1.4 | ns |
| t _{SEXP} | Shared expander delay | | | 2.0 | | 2.9 | | 3.8 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.7 | | 0.9 | ns |
| t _{LAD} | Logic array delay | | | 1.6 | | 2.4 | | 3.1 | ns |
| t _{LAC} | Logic control array delay | | | 0.7 | | 1.0 | | 1.3 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$ | C1 = 35 pF | | 0.8 | | 1.2 | | 1.6 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$ | C1 = 35 pF | | 1.3 | | 1.7 | | 2.1 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF | | 5.8 | | 6.2 | | 6.6 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$ | C1 = 35 pF | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |

| Power Consumption | devices is $P = P_{INT} +$ The P_{IO} va and switch Application The I_{CCIN} | ower (P) versus fr calculated with t + $P_{IO} = I_{CCINT} \times N$ alue, which depending frequency, c <i>n Note 74 (Evaluat</i> T value depends of I _{CCINT} value is c | he following ec V _{CC} + P _{IO} nds on the devi an be calculate <i>ing Power for Al</i> on the switching | uation: ice output load o d using the guic <i>ltera Devices</i>). g frequency and | characteristics lelines given in the application | | | |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|--------------------------------------------------------|--|--|--|
| | $I_{CCINT} =$ (A × MC _T | on) + [B× (MC _D | _{EV} – MC _{TON})] + | $(C \times MC_{USED})$ | $(f_{MAX} \times tog_{LC})$ | | | |
| | $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$ The parameters in the I _{CCINT} equation are: | | | | | | | |
| | MC _{TON} | Number of macrocells with the Turbo BitTM option turned on, as reported in the Quartus II or MAX+PLUS II Report File (.rpt) | | | | | | |
| | MC _{DEV} MC _{USED} | = Number of r = Total number the RPT File | er of macrocells | | s reported in | | | |
| | f_{MAX} tog _{LC} | Highest clock frequency to the device Average percentage of logic cells toggling at each clock (typically 12.5%) | | | | | | |
| | A, B, C | = Constants (s | 26) | | | | | |
| | Table 26. MAX 3000A I _{CC} Equation Constants | | | | | | | |
| | | Device | Α | В | C | | | |

EPM3032A

EPM3064A

EPM3128A

EPM3256A

EPM3512A

The I_{CCINT} calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16–bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

0.71

0.71

0.71

0.71

0.71

0.30

0.30

0.30

0.30

0.30

Figures 12 and 13 show the typical supply current versus frequency for MAX 3000A devices.

0.014

0.014


0.014

0.014

0.014

Figure 18. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.5 supersedes information published in previous versions. The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.5:

Version 3.5

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.5:

■ New paragraph added before "Expander Product Terms".

Version 3.4

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.4:

Updated Table 1.

Version 3.3

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.3:

- Updated Tables 3, 13, and 26.
- Added Tables 4 through 6.
- Updated Figures 12 and 13.
- Added "Programming Sequence" on page 14 and "Programming Times" on page 14

Version 3.2

The following change were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.2:

■ Updated the EPM3512 I_{CC} versus frequency graph in Figure 13.

Version 3.1

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.1:

- Updated timing information in Table 1 for the EPM3256A device.
- Updated *Note (10)* of Table 15.

Version 3.0

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.0:

- Added EPM3512A device.
- Updated Tables 2 and 3.

101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_reg@altera.com

responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services

