



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs


Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	98
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm3128afc256-10

Macrocells

MAX 3000A macrocells can be individually configured for either sequential or combinatorial logic operation. Macrocells consist of three functional blocks: logic array, product-term select matrix, and programmable register. Figure 2 shows a MAX 3000A macrocell.

Figure 2. MAX 3000A Macrocell



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.


Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera development system compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PXP}). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by $2 \times t_{PXP}$.

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

Figure 6. I/O Control Block of MAX 3000A Devices

**Note:**

- (1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance), and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The MAX 3000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 3000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

1. **Enter P** . The enter ISP stage ensures ~~that~~ the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
2. **Check** . Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
3. **Erase** . Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
4. **Program** Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
5. **Verify** . Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
6. **Exit P** . An exit ISP stage ensures ~~that~~ the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 3000A Device

The time required to program a single MAX 3000A device in-system can be calculated from the following formula:

$$t_P = t_{PPUL} + \frac{C_{cle_P} C}{f_C}$$

where: t_P = Programming time
 t_{PPUL} = Sum of the fixed times to erase, program, and verify the EEPROM cells
 $C_{cle_P} C$ = Number of TCK cycles to program a device
 f_C = TCK frequency

The ISP times for a stand-alone verification of a single MAX 3000A device can be calculated from the following formula:

$$t_V = t_{VPUL} + \frac{C_{cle_V} C}{f_C}$$

where: t_V = Verify time
 t_{VPUL} = Sum of the fixed times to verify the EEPROM cells
 $C_{cle_V} C$ = Number of TCK cycles to verify a device

The programming times described in Tables 4 through 6 are associated with the worst-case method using the enhanced ISP algorithm.

Table 4. MAX 3000A t_{PULSE} & $Cycle_{TCK}$ Values

Device	Programming		Stand-Alone Verification	
	t_{PPULSE} (s)	$Cycle_{PTCK}$	t_{VPULSE} (s)	$Cycle_{VTCK}$
EM3032A	2.00	55,000	0.002	18,000
EM3064A	2.00	105,000	0.002	35,000
EM3128A	2.00	205,000	0.002	68,000
EM3256A	2.00	447,000	0.002	149,000
EM3512A	2.00	890,000	0.002	297,000

Tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 5. MAX 3000A In-System Programming Times for Different Test Clock Frequencies

Device	f_{TCK}								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EM3032A	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	s
EM3064A	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	s
EM3128A	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	s
EM3256A	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	s
EM3512A	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	s

Table 6. MAX 3000A Stand-Alone Verification Times for Different Test Clock Frequencies

Device	f_{TCK}								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EM3032A	0.00	0.01	0.01	0.02	0.04	0.09	0.18	0.36	s
EM3064A	0.01	0.01	0.02	0.04	0.07	0.18	0.35	0.70	s
EM3128A	0.01	0.02	0.04	0.07	0.14	0.34	0.68	1.36	s
EM3256A	0.02	0.03	0.08	0.15	0.30	0.75	1.49	2.98	s
EM3512A	0.03	0.06	0.15	0.30	0.60	1.49	2.97	5.94	s

Programming with External Hardware

MAX 3000A devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, MPU, and the appropriate device adapter. The MPU performs continuity checking to ensure adequate electrical contact between the adapter and the device.



For more information, see the **Altera Programming Hardware Data Sheet**.

The Altera software can use text- or waveform-format test vectors created with the Altera Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional device behavior with the results of simulation.

Data I/O, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.



For more information, see **Programming Hardware Manufacturers**.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 3000A devices include the JTAG BST circuitry defined by IEEE Std. 1149.1–1990. Table 7 describes the JTAG instructions supported by MAX 3000A devices. The pin-out tables found on the Altera web site (<http://www.altera.com>) or the **Altera Digital Library** show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 7. MAX 3000A JTAG Instructions

JTAG Instruction	Description
SAMPLE	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins
TEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the data to pass synchronously through a selected device to adjacent devices during normal device operation
DCODE	Selects the DCODE register and places it between the TDI and TDO pins, allowing the DCODE to be serially shifted out of TDO
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO
BP Instructions	These instructions are used when programming MAX 3000A devices via the JTAG ports with the Master Adapter, Master MV, or Master cable, or when using a Jam STAPL file, JB file, or SVF file via an embedded processor or test equipment

The instruction register length of MAX 3000A devices is 10 bits. The IDCODE and USERCODE register length is 32 bits. Tables 8 and 9 show the boundary-scan register length and device IDCODE information for MAX 3000A devices.

Table 8. MAX 3000A Boundary-Scan Register Length

Device	Boundary-Scan Register Length
EM3032A	96
EM3064A	192
EM3128A	288
EM3256A	480
EM3512A	624

Table 9. 32-Bit MAX 3000A Device IDCODE Value Note (1)

Device	IDCODE (32 bits)			
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)
EM3032A	0001	0111 0000 0011 0010	00001101110	1
EM3064A	0001	0111 0000 0110 0100	00001101110	1
EM3128A	0001	0111 0001 0010 1000	00001101110	1
EM3256A	0001	0111 0010 0101 0110	00001101110	1
EM3512A	0001	0111 0101 0001 0010	00001101110	1

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.




See Application Note 100 for more information on JTAG BST.

Altera

Altera

Figure 8. MAX 3000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V outputs. Numbers without brackets are for 3.3-V devices or outputs.



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

Table 12. MAX 3000A Device Absolute Maximum Ratings Note (1)					
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to ground(2)	0.5	4.6	V
V _I	DC input voltage		0.0	5.75	V
I _{OUT}	DC output current, per pin		0.5	25	mA
T _{STG}	Storage temperature	No bias	65	150	°C
T _A	Ambient temperature	Under bias	65	135	°C
T _J	Junction temperature	PBGA and PBGA packages under bias	135		°C

Tables 16 through 23 show EPM3032A, EPM3064A, EPM3128A, EPM3256A, and EPM3512A timing information.

Table 16. EPM3032A External Timing Parameters Note (1)									
Symbol	Parameter	Conditions	Speed Grade						Unit
			–4		–7		–10		
			Min	Max	Min	Max	Min	Max	
t _{PD1}	hput to nonD register output	C1 ≤ 35 pF (2)		4.5		7.5		10	ns
t _{PD2}	D input to nonD register output	C1 ≤ 35 pF (2)		4.5		7.5		10	ns
t _{SU}	Global clock setup time	(2)	2.9		4.7		6.3		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 ≤ 35 pF	1.0	3.0	1.0	5.0	1.0	6.7	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.6		2.5		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.5		0.5		ns
t _{ACO1}	Array clock to output delay	C1 ≤ 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.4	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		4.4		7.2		9.7	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	227.3		138.9		103.1		MHz
t _{ACNT}	Minimum array clock period	(2)		4.4		7.2		9.7	ns
f _{ACNT}	Maximum internal array clock frequency	(2), (4)	227.3		138.9		103.1		MHz

Table 17. EPM3032A Internal Timing Parameters (Part 1 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit
			−4		−7		−10		
			Min	Max	Min	Max	Min	Max	
t_{IN}	Input pad and buffer delay			0.7		1.2		1.5	ns
t_{IO}	D input pad and buffer delay			0.7		1.2		1.5	ns
t_{SEXP}	Shared expand delay			1.9		3.1		4.0	ns
t_{PEXP}	Parallel expand delay			0.5		0.8		1.0	ns
t_{LAD}	Logic array delay			1.5		2.5		3.3	ns
t_{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t_{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t_{OD1}	Output buffer and pad delay, low-state off $V_{CCD} \approx 3.3$ V	C1 ≈ 35 pF		0.8		1.3		1.8	ns
t_{OD2}	Output buffer and pad delay, low-state off $V_{CCD} \approx 2.5$ V	C1 ≈ 35 pF		1.3		1.8		2.3	ns
t_{OD3}	Output buffer and pad delay, low-state on $V_{CCD} \approx 2.5$ V or 3.3 V	C1 ≈ 35 pF		5.8		6.3		6.8	ns
t_{ZX1}	Output buffer enable delay, low-state off $V_{CCD} \approx 3.3$ V	C1 ≈ 35 pF		4.0		4.0		5.0	ns
t_{ZX2}	Output buffer enable delay, low-state off $V_{CCD} \approx 2.5$ V	C1 ≈ 35 pF		4.5		4.5		5.5	ns
t_{ZX3}	Output buffer enable delay, low-state on $V_{CCD} \approx 2.5$ V or 3.3 V	C1 ≈ 35 pF		9.0		9.0		10.0	ns
t_{XZ}	Output buffer tri-state delay	C1 ≈ 35 pF		4.0		4.0		5.0	ns
t_{SU}	Register setup time		1.3		2.0		2.8		ns
t_H	Register hold time		0.6		1.0		1.3		ns
t_{RD}	Register delay			0.7		1.2		1.5	ns
t_{COMB}	Combinatorial delay			0.6		1.0		1.3	ns
t_{IC}	Array clock delay			1.2		2.0		2.5	ns
t_{EN}	Register enable time			0.6		1.0		1.2	ns
t_{GLOB}	Global control delay			0.8		1.3		1.9	ns
t_{PRE}	Register pre-set time			1.2		1.9		2.6	ns
t_{CLR}	Register clear time			1.2		1.9		2.6	ns

Table 17. EPM3032A Internal Timing Parameters (Part 2 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit
			−4		−7		−10		
			Min	Max	Min	Max	Min	Max	
t_{PIA}	PIA delay	(2)		0.9		1.5		2.1	ns
t_{LPA}	Low-power addr	(5)		2.5		4.0		5.0	ns

Table 18. EPM3064A External Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit
			−4		−7		−10		
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to nonRegistered output	C1 ≥5 pF (2)		4.5		7.5		10.0	ns
t _{PD2}	D input to nonRegistered output	C1 ≥5 pF (2)		4.5		7.5		10.0	ns
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns
t _H	Global clock holdtime	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 ≥5 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns
t _{AH}	Array clock holdtime	(2)	0.3		0.4		0.6		ns
t _{ACO1}	Array clock to output delay	C1 ≥5 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz
t _{ACNT}	Minimum array clock period	(2)		4.5		7.4		10.0	ns
f _{ACNT}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz

Table 20. EPM3128A External Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit
			−5		−7		−10		
			Min	Max	Min	Max	Min	Max	
f _{ACNT}	Maximum internal array clock frequency	(2), (4)	192.3		129.9		98.0		MHz

Table 21. EPM3128A Internal Timing Parameters (Part 1 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit
			−5		−7		−10		
			Min	Max	Min	Max	Min	Max	
t_{IN}	Input pad and buffer delay		0.7		1.0		1.4		ns
t_{IO}	D input pad and buffer delay		0.7		1.0		1.4		ns
t_{SEXP}	Shared expand delay		2.0		2.9		3.8		ns
t_{PEXP}	Parallel expand delay		0.4		0.7		0.9		ns
t_{LAD}	Logic array delay		1.6		2.4		3.1		ns
t_{LAC}	Logic control array delay		0.7		1.0		1.3		ns
t_{IOE}	Internal output enable delay		0.0		0.0		0.0		ns
t_{OD1}	Output buffer and pad delay, tri-state off $V_{CCD} = 3.3$ V	C1 = 35 pF	0.8		1.2		1.6		ns
t_{OD2}	Output buffer and pad delay, tri-state off $V_{CCD} = 2.5$ V	C1 = 35 pF	1.3		1.7		2.1		ns
t_{OD3}	Output buffer and pad delay, tri-state on $V_{CCD} = 2.5$ V or 3.3 V	C1 = 35 pF	5.8		6.2		6.6		ns
t_{ZX1}	Output buffer enable delay, tri-state off $V_{CCD} = 3.3$ V	C1 = 35 pF	4.0		4.0		5.0		ns
t_{ZX2}	Output buffer enable delay, tri-state off $V_{CCD} = 2.5$ V	C1 = 35 pF	4.5		4.5		5.5		ns
t_{ZX3}	Output buffer enable delay, tri-state on $V_{CCD} = 2.5$ V or 3.3 V	C1 = 35 pF	9.0		9.0		10.0		ns
t_{XZ}	Output buffer tri-state delay	C1 = 5 pF	4.0		4.0		5.0		ns

Table 25. EPM3512A Internal Timing Parameters (Part 2 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit
			-7		-10		
			Min	Max	Min	Max	
t_{OD3}	Output buffer enable delay, low-to-high $V_{CCD} = 2.5 \text{ V or } 3.3 \text{ V}$	$C1 = 35 \text{ pF}$		6.0		6.5	ns
t_{ZX1}	Output buffer enable delay, low-to-off $V_{CCD} = 3.3 \text{ V}$	$C1 = 35 \text{ pF}$		4.0		5.0	ns
t_{ZX2}	Output buffer enable delay, low-to-off $V_{CCD} = 2.5 \text{ V}$	$C1 = 35 \text{ pF}$		4.5		5.5	ns
t_{ZX3}	Output buffer enable delay, low-to-on $V_{CCD} = 3.3 \text{ V}$	$C1 = 35 \text{ pF}$		9.0		10.0	ns
t_{XZ}	Output buffer enable delay	$C1 = 5 \text{ pF}$		4.0		5.0	ns
t_{SU}	Register setup time		2.1		3.0		ns
t_H	Register holdtime		0.6		0.8		ns
t_{FSU}	Register setup time of fast input		1.6		1.6		ns
t_{FH}	Register holdtime of fast input		1.4		1.4		ns
t_{RD}	Register delay			1.3		1.7	ns
t_{COMB}	Combinatorial delay			0.6		0.8	ns
t_{IC}	Array clock delay			1.8		2.3	ns
t_{EN}	Register enable time			1.0		1.3	ns
t_{GLOB}	Global control delay			1.7		2.2	ns
t_{PRE}	Register preset time			1.0		1.4	ns
t_{CLR}	Register clear time			1.0		1.4	ns
t_{PIA}	PA delay	(2)		3.0		4.0	ns
t_{LPA}	Low-power address	(5)		4.5		5.0	ns

Notes to tables:

- These values are specified under the recommended operating conditions, as shown in Table 13 on page 23. See Figure 11 on page 27 for more information on switching waveforms.
- These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LA} parameter into the signal path.
- These parameters are measured with a 16-bit loadable enabled, up/down counter programmed into each LAB.
- The t_{LPA} parameter must be added to the t_{LA} , t_{LAG} , t_C , t_{XP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} , in MHz) for MAX 3000A devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in **Application Note 1000: Calculating Power for Altera Devices**.

The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

$$I_{CCINT} =$$

$$(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$$

The parameters in the I_{CCINT} equation are:

- MC_{TON} = Number of macrocells with the Turbo Bit™ option turned on, as reported in the Quartus II or MAX+PLUS II Report File (.rpt)
- MC_{DEV} = Number of macrocells in the device
- MC_{USED} = Total number of macrocells in the design, as reported in the RPT File
- f_{MAX} = Highest clock frequency to the device
- tog_{LC} = Average percentage of logic cells toggling at each clock (typically 12.5%)
- A, B, C = Constants (shown in Table 26)

Table 26. MAX 3000A I_{CC} Equation Constants

Device	A	B	C
EM3032A	0.71	0.30	0.014
EM3064A	0.71	0.30	0.014
EM3128A	0.71	0.30	0.014
EM3256A	0.71	0.30	0.014
EM3512A	0.71	0.30	0.014

The I_{CCINT} calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figures 12 and 13 show the typical supply current versus frequency for MAX 3000A devices.

