

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	98
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm3128afc256-7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1. MAX 3000A Device Block Diagram

Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

Logic Array Blocks

The MAX 3000A device architecture is based on the linking of high–performance LABs. LABs consist of 16–macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.


Each LAB is fed by the following signals:

- 36 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions

Macrocells

MAX 3000A macrocells can be individually configured for either sequential or combinatorial logic operation. Macrocells consist of three functional blocks: logic array, product–term select matrix, and programmable register. Figure 2 shows a MAX 3000A macrocell.

Figure 2. MAX 3000A Macrocell



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product–term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product–term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development system software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal mode, which achieves the fastest clock–to–output performance.
- Global clock signal enabled by an active—high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock—to—output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.


Two global clock signals are available in MAX 3000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the two global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product–term select matrix allocates product terms to control these operations. Although the product–term–driven preset and clear from the register are active high, active–low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active–low dedicated global clear pin (GCLRn).

All registers are cleared upon power-up. By default, all registered outputs drive low when the device is powered up. You can set the registered outputs to drive high upon power-up through the Quartus[®] II software. Quartus II software uses the NOT Gate Push-Back method, which uses an additional macrocell to set the output high. To set this in the Quartus II software, go to the Assignment Editor and set the **Power-Up Level** assignment for the register to **High**.

Figure 4. MAX 3000A Parallel Expanders


Unused product terms in a macrocell can be allocated to a neighboring macrocell.



Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 3000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a two-input AND gate, which selects a PIA signal to drive into the LAB.

Figure 5. MAX 3000A PIA Routing



While the routing delays of channel–based routing schemes in masked or FPGAs are cumulative, variable, and path–dependent, the MAX 3000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri–state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or $V_{CC}.$ Figure 6 shows the I/O control block for MAX 3000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.




Figure 6. I/O Control Block of MAX 3000A Devices

Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

When the tri–state buffer control is connected to ground, the output is tri-stated (high impedance), and the $\rm I/O$ pin can be used as a dedicated input. When the tri–state buffer control is connected to $\rm V_{CC}$, the output is enabled.

The MAX 3000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In-System Programmability

MAX 3000A devices can be programmed in–system via an industry–standard four–pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The MAX 3000A architecture internally generates the high programming voltages required to program its EEPROM cells, allowing in–system programming with only a single 3.3–V power supply. During in–system programming, the I/O pins are tri–stated and weakly pulled–up to eliminate board conflicts. The pull–up value is nominally 50 k Ω

MAX 3000A devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that ensures safe operation when in–system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (PCB) with standard pick—and—place equipment before they are programmed. MAX 3000A devices can be programmed by downloading the information via in–circuit testers, embedded processors, the MasterBlaster communications cable, the ByteBlasterMV parallel port download cable, and the BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high—pin—count packages (e.g., QFP packages) due to device handling. MAX 3000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

The Jam STAPL programming and test language can be used to program MAX 3000A devices with in–circuit testers, PCs, or embedded processors.



For more information on using the Jam STAPL programming and test language, see *Application Note 88* (Using the Jam Language for ISP & ICR via an Embedded Processor), *Application Note 122* (Using Jam STAPL for ISP & ICR via an Embedded Processor) and AN 111 (Embedded Programming Using the 8051 and Jam Byte-Code).

The ISP circuitry in MAX 3000A devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 3000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- Check ID. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 3000A Device

The time required to program a single MAX 3000A device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where: $t_{PROG} = Programming time$ $t_{PPULSE} = Sum of the fixed times to erase, program, and$

verify the EEPROM cells

 $Cycle_{PTCK}$ = Number of TCK cycles to program a device

= TCK frequency

The ISP times for a stand-alone verification of a single MAX 3000A device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where: t_{VER} = Verify time t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

The instruction register length of MAX 3000A devices is 10 bits. The IDCODE and USERCODE register length is 32 bits. Tables 8 and 9 show the boundary–scan register length and device IDCODE information for MAX 3000A devices.

Table 8. MAX 3000A Boundary-Sca	an Register Length
Device	Boundary-Scan Register Length
EPM3032A	96
EPM3064A	192
EPM3128A	288
EPM3256A	480
EPM3512A	624

Table 9. 32-	Table 9. 32-Bit MAX 3000A Device IDCODE ValueNote (1)										
Device IDCODE (32 bits)											
	Version (4 Bits)										
EPM3032A	0001	0111 0000 0011 0010	00001101110	1							
EPM3064A	0001	0111 0000 0110 0100	00001101110	1							
EPM3128A	0001	0111 0001 0010 1000	00001101110	1							
EPM3256A	0001	0111 0010 0101 0110	00001101110	1							
EPM3512A	0001	0111 0101 0001 0010	00001101110	1							

Notes:


- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See Application Note 39 (IEEE 1149.1 (JTAG) Boundary–Scan Testing in Altera Devices) for more information on JTAG BST.

Figure 8. MAX 3000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fastground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V outputs. Numbers without brackets are for 3.3-V devices or outputs.



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

Table 1	Table 12. MAX 3000A Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V			
VI	DC input voltage		-2.0	5.75	V			
I _{OUT}	DC output current, per pin		-25	25	mA			
T _{STG}	Storage temperature	No bias	-65	150	° C			
T_A	Ambient temperature	Under bias	-65	135	° C			
T_{J}	Junction temperature	PQFP and TQFP packages, under bias		135	° C			

 $V_{CCINT} = 3.3 V$

V_{CCIO} = 2.5 V

Temperature = 25 °C

150 I_{OL} 100 Typical I_O $V_{CCINT} = 3.3 V$ Output $V_{CCIO} = 3.3 V$ Current (mA) Temperature = 25 °C 50 I_{OH} 2 V_O Output Voltage (V) 2.5 V 150 I_{OL}

Figure 9. Output Drive Characteristics of MAX 3000A Devices

3.3 V

Power Sequencing & Hot-Socketing

Because MAX 3000A devices can be used in a mixed–voltage environment, they have been designed specifically to tolerate any possible power–up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.

V_O Output Voltage (V)

Signals can be driven into MAX 3000A devices before and during power-up without damaging the device. In addition, MAX 3000A devices do not drive out during power-up. Once operating conditions are reached, MAX 3000A devices operate as specified by the user.

Altera Corporation 25

100

50

Typical I_O


Current (mA)

Output

Timing Model

MAX 3000A device timing can be analyzed with the Altera software, with a variety of popular industry–standard EDA simulators and timing analyzers, or with the timing model shown in Figure 10. MAX 3000A devices have predictable internal delays that enable the designer to determine the worst–case timing of any design. The software provides timing simulation, point–to–point delay prediction, and detailed timing analysis for device–wide performance evaluation.

Figure 10. MAX 3000A Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin–to–pin timing delays, can be calculated as the sum of internal parameters. Figure 11 shows the timing relationship between internal and external delay parameters.

Table 19	Table 19. EPM3064A Internal Timing Parameters (Part 2 of 2) Note (1)									
Symbol	Parameter	Conditions		Speed Grade						
			_	-4 -7 -10				10		
			Min	Max	Min	Max	Min	Max		
t _{CLR}	Register clear time			1.3		2.1		2.9	ns	
t_{PIA}	PIA delay	(2)		1.0		1.7		2.3	ns	
t_{LPA}	Low-power adder	(5)		3.5		4.0		5.0	ns	

Table 2	D. EPM3128A External 1	iming Param	eters	Note (1)					
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	-7				
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non– registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t _{PD2}	I/O input to non– registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t _{SU}	Global clock setup time	(2)	3.3		4.9		6.6		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.4	1.0	5.0	1.0	6.6	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.8		2.8		3.8		ns
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.4		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.9	1.0	7.1	1.0	9.4	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		5.2		7.7		10.2	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	192.3		129.9		98.0		MHz
t _{ACNT}	Minimum array clock period	(2)		5.2		7.7		10.2	ns

Table 21	1. EPM3128A Internal Tim	ning Parameters (F	Part 2 of	2) N	ote (1)						
Symbol	Parameter	Conditions		Speed Grade							
			_	-5 -7 -10							
			Min	Max	Min	Max	Min	Max			
t _{SU}	Register setup time		1.4		2.1		2.9		ns		
t _H	Register hold time		0.6		1.0		1.3		ns		
t _{RD}	Register delay			0.8		1.2		1.6	ns		
t _{COMB}	Combinatorial delay			0.5		0.9		1.3	ns		
t _{IC}	Array clock delay			1.2		1.7		2.2	ns		
t _{EN}	Register enable time			0.7		1.0		1.3	ns		
t _{GLOB}	Global control delay			1.1		1.6		2.0	ns		
t _{PRE}	Register preset time			1.4		2.0		2.7	ns		
t _{CLR}	Register clear time			1.4		2.0		2.7	ns		
t _{PIA}	PIA delay	(2)		1.4		2.0		2.6	ns		
t _{LPA}	Low-power adder	(5)		4.0		4.0		5.0	ns		

Table 22.	EPM3256A External Timing	Parameters	Note (1)								
Symbol	Parameter	Conditions		Speed	Grade		Unit				
			=	-7		-7		-7		10	
			Min	Max	Min	Max					
t _{PD1}	Input to non–registered output	C1 = 35 pF (2)		7.5		10	ns				
t _{PD2}	I/O input to non–registered output	C1 = 35 pF (2)		7.5		10	ns				
t _{SU}	Global clock setup time	(2)	5.2		6.9		ns				
t _H	Global clock hold time	(2)	0.0		0.0		ns				
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	4.8	1.0	6.4	ns				
t _{CH}	Global clock high time		3.0		4.0		ns				
t _{CL}	Global clock low time		3.0		4.0		ns				
t _{ASU}	Array clock setup time	(2)	2.7		3.6		ns				
t _{AH}	Array clock hold time	(2)	0.3		0.5		ns				
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	7.3	1.0	9.7	ns				
t _{ACH}	Array clock high time		3.0		4.0		ns				
t _{ACL}	Array clock low time		3.0		4.0		ns				
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		4.0		ns				

Symbol	Parameter	Conditions		Speed	Grade		Unit
			_	7	-1	10	
			Min	Max	Min	Max	
t _{CNT}	Minimum global clock period	(2)		7.9		10.5	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	126.6		95.2		MHz
t _{ACNT}	Minimum array clock period	(2)		7.9		10.5	ns
f _{ACNT}	Maximum internal array clock frequency	(2), (4)	126.6		95.2		MHz

Symbol	Parameter	Conditions	ons Speed Gra				Unit	
			-	-7		10		
			Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.9		1.2	ns	
t _{IO}	I/O input pad and buffer delay			0.9		1.2	ns	
t _{SEXP}	Shared expander delay			2.8		3.7	ns	
t _{PEXP}	Parallel expander delay			0.5		0.6	ns	
t_{LAD}	Logic array delay			2.2		2.8	ns	
t _{LAC}	Logic control array delay			1.0		1.3	ns	
t _{IOE}	Internal output enable delay			0.0		0.0	ns	
t _{OD1}	Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		1.2		1.6	ns	
t _{OD2}	Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V	C1 = 35 pF		1.7		2.1	ns	
t _{OD3}	Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		6.2		6.6	ns	
t _{ZX1}	Output buffer enable delay, slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		4.0		5.0	ns	
t _{ZX2}	Output buffer enable delay, slow slew rate = off V _{CCIO} = 2.5 V	C1 = 35 pF		4.5		5.5	ns	

Symbol	Parameter	Conditions		Unit			
			-	·7	-10]
			Min	Max	Min	Max	
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 \text{ V or } 3.3 \text{ V}$	C1 = 35 pF		6.0		6.5	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off V _{CCIO} = 2.5 V	C1 = 35 pF		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{\rm CCIO} = 3.3 \ { m V}$	C1 = 35 pF		9.0		10.0	ns
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0	ns
t _{SU}	Register setup time		2.1		3.0		ns
t _H	Register hold time		0.6		0.8		ns
t _{FSU}	Register setup time of fast input		1.6		1.6		ns
t _{FH}	Register hold time of fast input		1.4		1.4		ns
t _{RD}	Register delay			1.3		1.7	ns
t _{COMB}	Combinatorial delay			0.6		0.8	ns
t _{IC}	Array clock delay			1.8		2.3	ns
t _{EN}	Register enable time			1.0		1.3	ns
t _{GLOB}	Global control delay			1.7		2.2	ns
t _{PRE}	Register preset time			1.0		1.4	ns
t _{CLR}	Register clear time			1.0		1.4	ns
t _{PIA}	PIA delay	(2)		3.0		4.0	ns
t _{LPA}	Low-power adder	(5)		4.5		5.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions, as shown in Table 13 on page 23. See Figure 11 on page 27 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in low–power mode.

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin–out information.

Figures 14 through 18 show the package pin-out diagrams for MAX 3000A devices.

Figure 14. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.




Figure 17. 208-Pin PQFP Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 18. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.5 supersedes information published in previous versions. The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.5:

Version 3.5

The following changes were made in the MAX 3000A Programmable Logic Device Data Sheet version 3.5:

■ New paragraph added before "Expander Product Terms".

Version 3.4

The following changes were made in the MAX 3000A Programmable Logic Device Data Sheet version 3.4:

■ Updated Table 1.