E·XFL

Intel - EPM3256ATC144-7N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	116
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm3256atc144-7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 3000A devices contain 32 to 512 macrocells, combined into groups of 16 macrocells called logic array blocks (LABs). Each macrocell has a programmable–AND/fixed–OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with shareable expander and high–speed parallel expander product terms to provide up to 32 product terms per macrocell.

MAX 3000A devices provide programmable speed/power optimization. Speed–critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 3000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non–speed–critical signals are switching. The output drivers of all MAX 3000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5–V, 3.3–V, and 5.0-V tolerant, allowing MAX 3000A devices to be used in mixed–voltage systems.

MAX 3000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry–standard PC– and UNIX–workstation–based EDA tools. The software runs on Windows–based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

The MAX 3000A architecture includes the following elements:

- Logic array blocks (LABs)
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array (PIA)
- I/O control blocks

The MAX 3000A architecture includes four dedicated inputs that can be used as general–purpose inputs or as high–speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 3000A devices.

Functional Description




Figure 1. MAX 3000A Device Block Diagram

Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

Logic Array Blocks

The MAX 3000A device architecture is based on the linking of high–performance LABs. LABs consist of 16–macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- 36 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development system software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal mode, which achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 3000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the two global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product–term select matrix allocates product terms to control these operations. Although the product–term–driven preset and clear from the register are active high, active–low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active–low dedicated global clear pin (GCLRn).

All registers are cleared upon power-up. By default, all registered outputs drive low when the device is powered up. You can set the registered outputs to drive high upon power-up through the Quartus[®] II software. Quartus II software uses the NOT Gate Push-Back method, which uses an additional macrocell to set the output high. To set this in the Quartus II software, go to the Assignment Editor and set the **Power-Up Level** assignment for the register to **High**.


Expander Product Terms

Although most logic functions can be implemented with the five product terms available in each macrocell, highly complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 3000A architecture also offers both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. Shareable expanders incur a small delay (t_{SEXP}). Figure 3 shows how shareable expanders can feed multiple macrocells.





Shareable expanders can be shared by any or all macrocells in an LAB.


Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera development system compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower–numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest–numbered macrocell can only lend parallel expanders and the highest–numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

Figure 4. MAX 3000A Parallel Expanders



Unused product terms in a macrocell can be allocated to a neighboring macrocell.

Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 3000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a two-input AND gate, which selects a PIA signal to drive into the LAB.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 3000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. *Enter ISP*. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase.* Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program*. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. *Verify.* Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. *Exit ISP*. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

The programming times described in Tables 4 through 6 are associated with the worst-case method using the enhanced ISP algorithm.

Table 4. MAX 3000A t _{PUL}	Table 4. MAX 3000A t _{PULSE} & Cycle _{TCK} Values										
Device	Progra	imming	Stand-Alone Verification								
	t _{PPULSE} (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cycle _{VTCK}							
EPM3032A	2.00	55,000	0.002	18,000							
EPM3064A	2.00	105,000	0.002	35,000							
EPM3128A	2.00	205,000	0.002	68,000							
EPM3256A	2.00	447,000	0.002	149,000							
EPM3512A	2.00	890,000	0.002	297,000							

Tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 5. MAX 3000A In-System Programming Times for Different Test Clock Frequencies											
Device				ť	тск				Units		
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz			
EPM3032A	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	S		
EPM3064A	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	s		
EPM3128A	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	s		
EPM3256A	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	s		
EPM3512A	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	S		

Table 6. MAX 3000A Stand-Alone Verification Times for Different Test Clock Frequencies											
Device				1	тск				Units		
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz			
EPM3032A	0.00	0.01	0.01	0.02	0.04	0.09	0.18	0.36	S		
EPM3064A	0.01	0.01	0.02	0.04	0.07	0.18	0.35	0.70	S		
EPM3128A	0.01	0.02	0.04	0.07	0.14	0.34	0.68	1.36	S		
EPM3256A	0.02	0.03	0.08	0.15	0.30	0.75	1.49	2.98	S		
EPM3512A	0.03	0.06	0.15	0.30	0.60	1.49	2.97	5.94	S		

٦

Г

Open-Drain Output Option

MAX 3000A devices provide an optional open–drain (equivalent to open-collector) output for each I/O pin. This open–drain output enables the device to provide system–level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired–OR plane.

Open-drain output pins on MAX 3000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high V_{IH} . When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting CMOS requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor

Slew–Rate Control


The output buffer for each MAX 3000A I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Design Security All MAX 3000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

MAX 3000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 8. Test patterns can be used and then erased during early stages of the production flow.

Figure 8. MAX 3000A AC Test Conditions



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

Table 12. MAX 3000A Device Absolute Maximum Ratings Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit					
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V					
VI	DC input voltage		-2.0	5.75	V					
I _{OUT}	DC output current, per pin		-25	25	mA					
T _{STG}	Storage temperature	No bias	-65	150	°C					
T _A	Ambient temperature	Under bias	-65	135	°C					
TJ	Junction temperature	PQFP and TQFP packages, under bias		135	°C					

Table 1	3. MAX 3000A Device Recomm	ended Operating Conditions			
Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(10)	3.0	3.6	V
	Supply voltage for output drivers, 3.3–V operation		3.0	3.6	V
	Supply voltage for output drivers, 2.5–V operation		2.3	2.7	V
V _{CCISP}	Supply voltage during ISP		3.0	3.6	V
VI	Input voltage	(3)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	Commercial range	0	70	°C
		Industrial range	-40	85	°C
ТJ	Junction temperature	Commercial range	0	90	°C
- J		Industrial range (11)	-40	105	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IH}	High-level input voltage		1.7	5.75	V
V _{IL}	Low-level input voltage		-0.5	0.8	V
	3.3–V high–level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (5)	2.4		V
	3.3–V high–level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (5)	$V_{CCIO} - 0.2$		V
	2.5-V high-level output voltage	$I_{OH} = -100 \ \mu A DC, \ V_{CCIO} = 2.30 \ V \ (5)$	2.1		V
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (5)	2.0		V
		I_{OH} = -2 mA DC, V_{CCIO} = 2.30 V (5)	1.7		V
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 8 mA DC, V _{CCIO} = 3.00 V <i>(6)</i>		0.4	V
	3.3–V low–level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(6)</i>		0.2	V
	2.5-V low-level output voltage	I_{OL} = 100 µA DC, V_{CCIO} = 2.30 V (6)		0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(6)</i>		0.4	V
		$I_{OL} = 2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (6)		0.7	V
l _l	Input leakage current	V ₁ = -0.5 to 5.5 V (7)	-10	10	μA
l _{oz}	Tri-state output off-state current	V ₁ = -0.5 to 5.5 V (7)	-10	10	μA
R _{ISP}	Value of I/O pin pull-up resistor when programming in-system or during power-up	V _{CCIO} = 2.3 to 3.6 V <i>(8)</i>	20	74	kΩ

Table 1	Table 15. MAX 3000A Device Capacitance Note (9)									
Symbol	Parameter	Parameter Conditions Min Max Unit								
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF					
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF					

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) All pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (4) These values are specified under the recommended operating conditions, as shown in Table 13 on page 23.
- (5) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high–level TTL or CMOS output current.
- (6) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low–level TTL, PCI, or CMOS output current.
- (7) This value is specified during normal device operation. During power-up, the maximum leakage current is ±300 μA.
- (8) This pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (9) Capacitance is measured at 25° C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (10) The POR time for all MAX 3000A devices does not exceed 100 µs. The sufficient V_{CCINT} voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (11) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.

Figure 9 shows the typical output drive characteristics of MAX 3000A devices.

Tables 16 through 23 show EPM3032A, EPM3064A, EPM3128A, EPM3256A, and EPM3512A timing information.

Symbol	Parameter	Conditions	Speed Grade						
			-4		-7		-10		
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non– registered output	C1 = 35 pF <i>(2)</i>		4.5		7.5		10	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF <i>(2)</i>		4.5		7.5		10	ns
t _{SU}	Global clock setup time	(2)	2.9		4.7		6.3		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.0	1.0	5.0	1.0	6.7	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.6		2.5		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.5		0.5		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF <i>(2)</i>	1.0	4.3	1.0	7.2	1.0	9.4	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		4.4		7.2		9.7	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	227.3		138.9		103.1		MHz
t _{acnt}	Minimum array clock period	(2)		4.4		7.2		9.7	ns
f _{ACNT}	Maximum internal array clock frequency	(2), (4)	227.3		138.9		103.1		MHz

٦

Г

MAX 3000A Programmable Logic Device Family Data Sheet

Table 19	Table 19. EPM3064A Internal Timing Parameters (Part 2 of 2) Note (1)									
Symbol	Parameter	Conditions			Speed	Grade			Unit	
			_	4	-	-7	-10			
			Min	Max	Min	Max	Min	Max		
t _{CLR}	Register clear time			1.3		2.1		2.9	ns	
t _{PIA}	PIA delay	(2)		1.0		1.7		2.3	ns	
t _{LPA}	Low-power adder	(5)		3.5		4.0		5.0	ns	

 Table 20. EPM3128A External Timing Parameters
 Note (1)

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	_	-7		10	
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non– registered output	C1 = 35 pF <i>(2)</i>		5.0		7.5		10	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF <i>(2)</i>		5.0		7.5		10	ns
t _{SU}	Global clock setup time	(2)	3.3		4.9		6.6		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.4	1.0	5.0	1.0	6.6	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.8		2.8		3.8		ns
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.4		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF <i>(2)</i>	1.0	4.9	1.0	7.1	1.0	9.4	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		5.2		7.7		10.2	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	192.3		129.9		98.0		MHz
t _{acnt}	Minimum array clock period	(2)		5.2		7.7		10.2	ns

Table 21	Table 21. EPM3128A Internal Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions			Speed	Grade			Unit			
			-	5	-7		-10					
			Min	Max	Min	Max	Min	Max				
t _{SU}	Register setup time		1.4		2.1		2.9		ns			
t _H	Register hold time		0.6		1.0		1.3		ns			
t _{RD}	Register delay			0.8		1.2		1.6	ns			
t _{COMB}	Combinatorial delay			0.5		0.9		1.3	ns			
t _{IC}	Array clock delay			1.2		1.7		2.2	ns			
t _{EN}	Register enable time			0.7		1.0		1.3	ns			
t _{GLOB}	Global control delay			1.1		1.6		2.0	ns			
t _{PRE}	Register preset time			1.4		2.0		2.7	ns			
t _{CLR}	Register clear time			1.4		2.0		2.7	ns			
t _{PIA}	PIA delay	(2)		1.4		2.0		2.6	ns			
t _{LPA}	Low-power adder	(5)		4.0		4.0		5.0	ns			

Table 22. EPM3256A External Timing Parameters Note (1)							
Symbol	Parameter	Conditions		Speed	Grade	Unit	
			-7	-7	-10		
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF <i>(2)</i>		7.5		10	ns
t _{PD2}	I/O input to non–registered output	C1 = 35 pF <i>(2)</i>		7.5		10	ns
t _{SU}	Global clock setup time	(2)	5.2		6.9		ns
t _H	Global clock hold time	(2)	0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	4.8	1.0	6.4	ns
t _{CH}	Global clock high time		3.0		4.0		ns
t _{CL}	Global clock low time		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	2.7		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.5		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF <i>(2)</i>	1.0	7.3	1.0	9.7	ns
t _{ACH}	Array clock high time		3.0		4.0		ns
t _{ACL}	Array clock low time		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		4.0		ns

-

Symbol	Parameter	Conditions		Speed	Grade		Unit
			-7		-10		1
			Min	Max	Min	Max	-
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		9.0		10.0	ns
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0	ns
t _{SU}	Register setup time		2.1		2.9		ns
t _H	Register hold time		0.9		1.2		ns
t _{RD}	Register delay			1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.8		1.2	ns
t _{IC}	Array clock delay			1.6		2.1	ns
t _{EN}	Register enable time			1.0		1.3	ns
t _{GLOB}	Global control delay			1.5		2.0	ns
t _{PRE}	Register preset time			2.3		3.0	ns
t _{CLR}	Register clear time			2.3		3.0	ns
t _{PIA}	PIA delay	(2)		2.4		3.2	ns
t _{LPA}	Low-power adder	(5)		4.0		5.0	ns

 Table 24. EPM3512A External Timing Parameters
 Note (1)

Symbol	Parameter	Conditions		Speed	Grade	Unit	
			-7		-10		1
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF <i>(2)</i>		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF <i>(2)</i>		7.5		10.0	ns
t _{SU}	Global clock setup time	(2)	5.6		7.6		ns
t _H	Global clock hold time	(2)	0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	4.7	1.0	6.3	ns
t _{CH}	Global clock high time		3.0		4.0		ns
t _{CL}	Global clock low time		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	2.5		3.5		ns

Power Consumption	devices is $P = P_{INT} +$ The P_{IO} va and switch Application The I_{CCIN}	ower (P) versus fr calculated with t + $P_{IO} = I_{CCINT} \times N$ alue, which depending frequency, c <i>n Note 74 (Evaluat</i> T value depends of I _{CCINT} value is c	he following ec V _{CC} + P _{IO} nds on the devi an be calculate <i>ing Power for Al</i> on the switching	uation: ice output load o d using the guic <i>ltera Devices</i>). g frequency and	characteristics lelines given in the application			
	$I_{CCINT} = (A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_L)$							
	The parameters in the I _{CCINT} equation are:							
	MC _{TON} = Number of macrocells with the Turbo Bit [™] option turned on, as reported in the Quartus II or MAX+PLUS II Report File (.rpt)							
	MC _{DEV} = Number of macrocells in the device MC _{USED} = Total number of macrocells in the design, as reported in the RPT File							
	f_{MAX} tog _{LC}	Highest clocAverage per (typically 12	centage of logic		at each clock			
	A, B, C	= Constants (s		26)				
	Table 26. MAX 3000A I _{CC} Equation Constants							
		Device	Α	В	C			

EPM3032A

EPM3064A

EPM3128A

EPM3256A

EPM3512A

The I_{CCINT} calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16–bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

0.71

0.71

0.71

0.71

0.71

0.30

0.30

0.30

0.30

0.30

Figures 12 and 13 show the typical supply current versus frequency for MAX 3000A devices.

0.014

0.014

0.014

0.014

0.014




Figure 13. I_{CC} vs. Frequency for MAX 3000A Devices

Figure 15. 100–Pin TQFP Package Pin–Out Diagram

Package outline not drawn to scale.




Figure 16. 144–Pin TQFP Package Pin–Out Diagram

Package outline not drawn to scale.




Figure 17. 208–Pin PQFP Package Pin–Out Diagram

Package outline not drawn to scale.

