



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 7.5 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 32 |
| Number of Macrocells | 512 |
| Number of Gates | 10000 |
| Number of I/O | 208 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm3512afc256-7 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 3000A devices contain 32 to 512 macrocells, combined into groups of 16 macrocells called logic array blocks (LABs). Each macrocell has a programmable–AND/fixed–OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with shareable expander and high–speed parallel expander product terms to provide up to 32 product terms per macrocell.

MAX 3000A devices provide programmable speed/power optimization. Speed–critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 3000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non–speed–critical signals are switching. The output drivers of all MAX 3000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5–V, 3.3–V, and 5.0-V tolerant, allowing MAX 3000A devices to be used in mixed–voltage systems.

MAX 3000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry–standard PC– and UNIX–workstation–based EDA tools. The software runs on Windows–based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

The MAX 3000A architecture includes the following elements:

- Logic array blocks (LABs)
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array (PIA)
- I/O control blocks

The MAX 3000A architecture includes four dedicated inputs that can be used as general–purpose inputs or as high–speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 3000A devices.

Functional Description



Figure 1. MAX 3000A Device Block Diagram

Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

Logic Array Blocks

The MAX 3000A device architecture is based on the linking of high–performance LABs. LABs consist of 16–macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- 36 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions

Macrocells

MAX 3000A macrocells can be individually configured for either sequential or combinatorial logic operation. Macrocells consist of three functional blocks: logic array, product–term select matrix, and programmable register. Figure 2 shows a MAX 3000A macrocell.



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product–term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

Figure 4. MAX 3000A Parallel Expanders



Unused product terms in a macrocell can be allocated to a neighboring macrocell.

Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 3000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a two-input AND gate, which selects a PIA signal to drive into the LAB.



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 3000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri–state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 6 shows the I/O control block for MAX 3000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

Figure 6. I/O Control Block of MAX 3000A Devices



Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

When the tri–state buffer control is connected to ground, the output is tri-stated (high impedance), and the I/O pin can be used as a dedicated input. When the tri–state buffer control is connected to V_{CC} , the output is enabled.

The MAX 3000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In–System Programmability

MAX 3000A devices can be programmed in–system via an industry– standard four–pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The MAX 3000A architecture internally generates the high programming voltages required to program its EEPROM cells, allowing in–system programming with only a single 3.3–V power supply. During in–system programming, the I/O pins are tri–stated and weakly pulled–up to eliminate board conflicts. The pull–up value is nominally 50 kΩ

MAX 3000A devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that ensures safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (PCB) with standard pick–and–place equipment before they are programmed. MAX 3000A devices can be programmed by downloading the information via in–circuit testers, embedded processors, the MasterBlaster communications cable, the ByteBlasterMV parallel port download cable, and the BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high–pin–count packages (e.g., QFP packages) due to device handling. MAX 3000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

The Jam STAPL programming and test language can be used to program MAX 3000A devices with in–circuit testers, PCs, or embedded processors.



For more information on using the Jam STAPL programming and test language, see *Application Note 88 (Using the Jam Language for ISP & ICR via an Embedded Processor), Application Note 122 (Using Jam STAPL for ISP & ICR via an Embedded Processor)* and *AN 111 (Embedded Programming Using the 8051 and Jam Byte-Code).*

The ISP circuitry in MAX 3000A devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.





Figure 7. MAX 3000A JTAG Waveforms

Table 10 shows the JTAG timing parameters and values for MAX 3000A devices.

| Table 10. JTAG Timing Parameters & Values for MAX 3000A Devices | | | | | | | | |
|---|--|-----|-----|------|--|--|--|--|
| Symbol | Parameter | Min | Max | Unit | | | | |
| t _{JCP} | TCK clock period | 100 | | ns | | | | |
| t _{JCH} | TCK clock high time | 50 | | ns | | | | |
| t _{JCL} | TCK clock low time | 50 | | ns | | | | |
| t _{JPSU} | JTAG port setup time | 20 | | ns | | | | |
| t _{JPH} | JTAG port hold time | 45 | | ns | | | | |
| t _{JPCO} | JTAG port clock to output | | 25 | ns | | | | |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns | | | | |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns | | | | |
| t _{JSSU} | Capture register setup time | 20 | | ns | | | | |
| t _{JSH} | Capture register hold time | 45 | | ns | | | | |
| t _{JSCO} | Update register clock to output | | 25 | ns | | | | |
| t _{JSZX} | Update register high impedance to valid output | | 25 | ns | | | | |
| t _{JSXZ} | Update register valid output to high impedance | | 25 | ns | | | | |

Open-Drain Output Option

MAX 3000A devices provide an optional open–drain (equivalent to open-collector) output for each I/O pin. This open–drain output enables the device to provide system–level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired–OR plane.

Open-drain output pins on MAX 3000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high V_{IH} . When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting CMOS requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor

Slew–Rate Control

The output buffer for each MAX 3000A I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Design Security All MAX 3000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

MAX 3000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 8. Test patterns can be used and then erased during early stages of the production flow.

Figure 8. MAX 3000A AC Test Conditions



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

| Table 12. MAX 3000A Device Absolute Maximum Ratings Note (1) | | | | | | | | | |
|--|----------------------------|------------------------------------|------|------|----|--|--|--|--|
| Symbol | Parameter | Min | Max | Unit | | | | | |
| V _{CC} | Supply voltage | With respect to ground (2) | -0.5 | 4.6 | V | | | | |
| VI | DC input voltage | | -2.0 | 5.75 | V | | | | |
| IOUT | DC output current, per pin | | -25 | 25 | mA | | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | | | |
| T _A | Ambient temperature | Under bias | -65 | 135 | °C | | | | |
| TJ | Junction temperature | PQFP and TQFP packages, under bias | | 135 | °C | | | | |

| Table 15. MAX 3000A Device Capacitance Note (9) | | | | | | | |
|---|-----------------------|-------------------------------------|-----|-----|------|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF | | |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF | | |

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) All pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (4) These values are specified under the recommended operating conditions, as shown in Table 13 on page 23.
- (5) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high–level TTL or CMOS output current.
- (6) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low–level TTL, PCI, or CMOS output current.
- (7) This value is specified during normal device operation. During power-up, the maximum leakage current is $\pm 300 \,\mu$ A.
- (8) This pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (9) Capacitance is measured at 25° C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (10) The POR time for all MAX 3000A devices does not exceed 100 µs. The sufficient V_{CCINT} voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (11) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.

Figure 9 shows the typical output drive characteristics of MAX 3000A devices.



Figure 9. Output Drive Characteristics of MAX 3000A Devices

Power Sequencing & Hot–Socketing

Because MAX 3000A devices can be used in a mixed–voltage environment, they have been designed specifically to tolerate any possible power–up sequence. The V_{CCIO} and V_{CCINT} power planes can be powered in any order.

Signals can be driven into MAX 3000A devices before and during power-up without damaging the device. In addition, MAX 3000A devices do not drive out during power-up. Once operating conditions are reached, MAX 3000A devices operate as specified by the user.

Figure 11. MAX 3000A Switching Waveforms



Tables 16 through 23 show EPM3032A, EPM3064A, EPM3128A, EPM3256A, and EPM3512A timing information.

| Table 16. EPM3032A External Timing Parameters Note (1) | | | | | | | | | |
|--|---|--------------------------|-------|-------------|-------|-----|-------|-----|-----|
| Symbol | Parameter | Conditions | | Speed Grade | | | | | |
| | | | - | -4 | | -7 | | -10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non– registered output | C1 = 35 pF <i>(2)</i> | | 4.5 | | 7.5 | | 10 | ns |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF <i>(2)</i> | | 4.5 | | 7.5 | | 10 | ns |
| t _{SU} | Global clock setup time | (2) | 2.9 | | 4.7 | | 6.3 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.0 | 1.0 | 5.0 | 1.0 | 6.7 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 1.6 | | 2.5 | | 3.6 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.3 | | 0.5 | | 0.5 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF <i>(2)</i> | 1.0 | 4.3 | 1.0 | 7.2 | 1.0 | 9.4 | ns |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 4.4 | | 7.2 | | 9.7 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 227.3 | | 138.9 | | 103.1 | | MHz |
| t _{acnt} | Minimum array clock period | (2) | | 4.4 | | 7.2 | | 9.7 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 227.3 | | 138.9 | | 103.1 | | MHz |

٦

Г

| Symbol | Parameter | Conditions | | Speed Grade | | | | | |
|-------------------|---|------------|-----|-------------|-----|-----|-----|------|----|
| | | | - | -4 | - | -7 | _ | -10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{SEXP} | Shared expander delay | | | 1.9 | | 3.1 | | 4.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 0.8 | | 1.0 | ns |
| t _{LAD} | Logic array delay | | | 1.5 | | 2.5 | | 3.3 | ns |
| t _{LAC} | Logic control array delay | | | 0.6 | | 1.0 | | 1.2 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$ | C1 = 35 pF | | 0.8 | | 1.3 | | 1.8 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$ | C1 = 35 pF | | 1.3 | | 1.8 | | 2.3 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF | | 5.8 | | 6.3 | | 6.8 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$ | C1 = 35 pF | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t _{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 1.3 | | 2.0 | | 2.8 | | ns |
| t _H | Register hold time | | 0.6 | | 1.0 | | 1.3 | | ns |
| t _{RD} | Register delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 1.0 | | 1.3 | ns |
| t _{IC} | Array clock delay | | | 1.2 | | 2.0 | | 2.5 | ns |
| t _{EN} | Register enable time | | | 0.6 | | 1.0 | | 1.2 | ns |
| t _{GLOB} | Global control delay | | | 0.8 | | 1.3 | | 1.9 | ns |
| t _{PRE} | Register preset time | | | 1.2 | | 1.9 | | 2.6 | ns |
| t _{CLR} | Register clear time | | | 1.2 | | 1.9 | | 2.6 | ns |

| Table 25. EPM3512A Internal Timing Parameters (Part 2 of 2) Note (1) | | | | | | | | |
|--|--|------------|-----|------|-----|------|----|--|
| Symbol | Parameter | Conditions | | Unit | | | | |
| | | | - | 7 | -10 | | | |
| | | | Min | Max | Min | Max | | |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V | C1 = 35 pF | | 6.0 | | 6.5 | ns | |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$ | C1 = 35 pF | | 4.0 | | 5.0 | ns | |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$ | C1 = 35 pF | | 4.5 | | 5.5 | ns | |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$ | C1 = 35 pF | | 9.0 | | 10.0 | ns | |
| t _{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 5.0 | ns | |
| t _{SU} | Register setup time | | 2.1 | | 3.0 | | ns | |
| t _H | Register hold time | | 0.6 | | 0.8 | | ns | |
| t _{FSU} | Register setup time of fast input | | 1.6 | | 1.6 | | ns | |
| t _{FH} | Register hold time of fast input | | 1.4 | | 1.4 | | ns | |
| t _{RD} | Register delay | | | 1.3 | | 1.7 | ns | |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 0.8 | ns | |
| t _{IC} | Array clock delay | | | 1.8 | | 2.3 | ns | |
| t _{EN} | Register enable time | | | 1.0 | | 1.3 | ns | |
| t _{GLOB} | Global control delay | | | 1.7 | | 2.2 | ns | |
| t _{PRE} | Register preset time | | | 1.0 | | 1.4 | ns | |
| t _{CLR} | Register clear time | | | 1.0 | | 1.4 | ns | |
| t _{PIA} | PIA delay | (2) | | 3.0 | | 4.0 | ns | |
| t _{LPA} | Low-power adder | (5) | | 4.5 | | 5.0 | ns | |

Notes to tables:

- These values are specified under the recommended operating conditions, as shown in Table 13 on page 23. See Figure 11 on page 27 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(5) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in low–power mode.

Figure 12. I_{CC} vs. Frequency for MAX 3000A Devices

100

80 60

40

20

0

50

Typical I_{CC} Active (mA)



High Speed

200

250

- 108.7 MHz

Low Power

Frequency (MHz)

150

100

Device Pin–Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin–out information.

Figures 14 through 18 show the package pin–out diagrams for MAX 3000A devices.



Package outlines not drawn to scale.



Figure 15. 100–Pin TQFP Package Pin–Out Diagram

Package outline not drawn to scale.



Figure 16. 144–Pin TQFP Package Pin–Out Diagram

Package outline not drawn to scale.



Version 3.3

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.3:

- Updated Tables 3, 13, and 26.
- Added Tables 4 through 6.
- Updated Figures 12 and 13.
- Added "Programming Sequence" on page 14 and "Programming Times" on page 14

Version 3.2

The following change were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.2:

■ Updated the EPM3512 I_{CC} versus frequency graph in Figure 13.

Version 3.1

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.1:

- Updated timing information in Table 1 for the EPM3256A device.
- Updated *Note (10)* of Table 15.

Version 3.0

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.0:

- Added EPM3512A device.
- Updated Tables 2 and 3.

101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_reg@altera.com

Copyright © 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no products of the area of any incomparise of any product or service and services at any time without notice. Altera assumes no products of the area of any incomparise of any product or service and services at any time without notice. Altera assumes no products are to the period of the assumes no products and period of the area of any indication and period of the area of any indication area of any indication and period.

responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services

