

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k90-i-mr

PIC18F87K90 FAMILY

TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	QFN/TQFP			
RC0/SOSCO/SCLKI RC0 SOSCO SCLKI	30	I/O O I	ST — ST	PORTC is a bidirectional I/O port. Digital I/O. SOSC oscillator output. Digital SOSC input.
RC1/SOSCI/ECCP2/P2A/ SEG32 RC1 SOSCI ECCP2 ⁽¹⁾ P2A SEG32	29	I/O I I/O O O	ST CMOS ST — Analog	Digital I/O. SOSC oscillator input. Capture 2 input/Compare 2 output/PWM2 output. Enhanced PWM2 Output A. SEG32 output for LCD.
RC2/ECCP1/P1A/SEG13 RC2 ECCP1 P1A SEG13	33	I/O I/O O O	ST ST — Analog	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced PWM1 Output A. SEG13 output for LCD.
RC3/SCK1/SCL1/SEG17 RC3 SCK1 SCL1 SEG17	34	I/O I/O I/O O	ST ST I ² C Analog	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode. SEG17 output for LCD.
RC4/SDI1/SDA1/SEG16 RC4 SDI1 SDA1 SEG16	35	I/O I I/O O	ST ST I ² C Analog	Digital I/O. SPI data in. I ² C data I/O. SEG16 output for LCD.
RC5/SDO1/SEG12 RC5 SDO1 SEG12	36	I/O O O	ST — Analog	Digital I/O. SPI data out. SEG12 output for LCD.
RC6/TX1/CK1/SEG27 RC6 TX1 CK1 SEG27	31	I/O O I/O O	ST — ST Analog	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1). SEG27 output for LCD.
RC7/RX1/DT1/SEG28 RC7 RX1 DT1 SEG28	32	I/O I I/O O	ST ST ST Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1). SEG28 output for LCD.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input

O = Output

P = Power

OD = Open-Drain (no P diode to VDD)

I²C™ = I²C/SMBus

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

FIGURE 4-3: TRANSITION TIMING TO RC_RUN MODE





FIGURE 4-4: TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE



PIC18F87K90 FAMILY

NOTES:


5.0 RESET

The PIC18F87K90 family of devices differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Configuration Mismatch (CM) Reset
- f) Brown-out Reset (BOR)
- g) RESET Instruction
- h) Stack Full Reset
- i) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR, and covers the operation of the various start-up timers. Stack Reset events are covered in **Section 6.1.3.4 “Stack Full and Underflow Resets”**. WDT Resets are covered in **Section 28.2 “Watchdog Timer (WDT)”**.

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



A simplified block diagram of the on-chip Reset circuit is shown in Figure 5-1.

5.1 RCON Register

Device Reset events are tracked through the RCON register (Register 5-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event.

The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 5.7 “Reset State of Registers”**.

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 10.0 “Interrupts”**.

PIC18F87K90 FAMILY

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt
PSTR1CON	PIC18F6XK90	PIC18F8XK90	00-0 0001	00-0 0001	uu-u uuuu
OSCTUNE	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
TRISJ	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu
TRISH	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu
TRISG	PIC18F6XK90	PIC18F8XK90	---1 1111	---1 1111	--u uuuu
TRISF	PIC18F6XK90	PIC18F8XK90	1111 111-	1111 111-	uuuu uuu-
TRISE	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu
TRISD	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu
TRISC	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu
TRISB	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu
TRISA	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu
LATJ	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATH	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATG	PIC18F6XK90	PIC18F8XK90	---x xxxx	--u uuuu	--u uuuu
LATF	PIC18F6XK90	PIC18F8XK90	xxxx xxx-	uuuu uuu-	uuuu uuu-
LATE	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATD	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATC	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATB	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATA	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTJ	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu
PORTH	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
PORTG	PIC18F6XK90	PIC18F8XK90	--x0 000x	--x0 000x	--uu uuuu
PORTF	PIC18F6XK90	PIC18F8XK90	0000 000-	0000 000-	uuuu uuu-
PORTE	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu
PORTD	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu
PORTC	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu
PORTB	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu
PORTA	PIC18F6XK90	PIC18F8XK90	xx0x 0000	uu0u 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.
Shaded cells indicate conditions do not apply for the designated device.

- Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 4:** See Table 5-1 for the Reset value for a specific condition.

PIC18F87K90 FAMILY

TABLE 6-2: PIC18F87K90 FAMILY REGISTER FILE SUMMARY

Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
EF4h	LCDCON	LCDEN	SLPEN	WERR	—	CS1	CS0	LMUX1	LMUX0	000- 0000
EF5h	LCDPS	WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0	0000 0000
EF6h	LCDSE0	SE07	SE06	SE05	SE04	SE03	SE02	SE01	SE00	0000 0000
EF7h	LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	0000 0000
EF8h	LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	0000 0000
EF9h	LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	0000 0000
EFAh	LCDSE4	SE39	SE38	S37	SE36	SE35	SE34	SE33	SE32	0000 0000
EFBh	LCDSE5 ⁽²⁾	SE47	SE46	SE45	SE44	SE43	SE42	SE41	SE40	0000 0000
EFCh	LCDRL	LRLAP1	LRLAP0	LRLBP1	LRLBP0	—	LRLAT2	LRLAT1	LRLAT0	0000 -000
EFDh	LCDREF	LCDIRE	LCDIRS	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE	0000 0000
EEFh	SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000
EFFh	SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000
F00h	SSP2STAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000
F01h	SSP2ADD	MSSP Address Register in I ² C™ Slave Mode. SSP1 Baud Rate Reload Register in I ² C Master Mode								0000 0000
F02h	SSP2BUF	MSSP Receive Buffer/Transmit Register								xxxx xxxx
F03h	T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000
F04h	PR4	Timer4 Period Register								0000 0000
F05h	TMR4	Timer4 Register								1111 1111
F06h	CCP7CON	—	—	DC7B1	DC7B0	CCP7M3	CCP7M2	CCP7M1	CCP7M0	--00 0000
F07h	CCPR7L	Capture/Compare/PWM Register 7 Low Byte								xxxx xxxx
F08h	CCPR7H	Capture/Compare/PWM Register7 High Byte								xxxx xxxx
F09h	CCP6CON	—	—	DC6B1	DC6B0	CCP6M3	CCP6M2	CCP6M1	CCP6M0	--00 0000
F0Ah	CCPR6L	Capture/Compare/PWM Register 6 Low Byte								xxxx xxxx
F0Bh	CCPR6H	Capture/Compare/PWM Register6 High Byte								xxxx xxxx
F0Ch	CCP5CON	—	—	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	--00 0000
F0Dh	CCPR5L	Capture/Compare/PWM Register 5 Low Byte								xxxx xxxx
F0Eh	CCPR5H	Capture/Compare/PWM Register 5 High Byte								xxxx xxxx
F0Fh	CCP4CON	—	—	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	--00 0000
F10h	CCPR4L	Capture/Compare/PWM Register 4 Low Byte								xxxx xxxx
F11h	CCPR4H	Capture/Compare/PWM Register 4 High Byte								xxxx xxxx
F12h	T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/ T5DONE	T5GVAL	T5GSS1	T5GSS0	0000 0000
F13h	T5CON	TMR5CS1	TMR5CS0	T5CKPS1	T5CKPS0	SOSCEN	T5SYNC	RD16	TMR5ON	0000 0000
F14h	TMR5L	Timer5 Register Low Byte								0000 0000
F15h	TMR5H	Timer5 Register High Byte								xxxx xxxx
F16h	PMD3	CCP10MD ⁽³⁾	CCP9MD ⁽³⁾	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	TMR12MD ⁽³⁾	0000 0000
F17h	PMD2	TMR10MD ⁽³⁾	TMR8MD	TMR7MD ⁽³⁾	TMR6MD	TMR5MD	CMP3MD	CMP2MD	CMP1MD	0000 0000
F18h	PMD1	—	CTMUMD	RTCCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	—	-000 000-
F19h	PMD0	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSP2MD	SSP1MD	ADCMD	0000 0000
F1Ah	PSTR3CON	CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA	00-0 0001
F1Bh	PSTR2CON	CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA	00-0 0001
F1Ch	TXREG2	Transmit Data FIFO								xxxx xxxx
F1Dh	RCREG2	Receive Data FIFO								0000 0000
F1Eh	SPBRG2	USART2 Baud Rate Generator Low Byte								0000 0000
F1Fh	SPBRGH2	USART2 Baud Rate Generator High Byte								0000 0000
F20h	BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	0100 0-00
F21h	TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010
F22h	RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x
F23h	ANCON2	ANSEL23	ANSEL22	ANSEL21	ANSEL20	ANSEL19	ANSEL18	ANSEL17	ANSEL16	1111 1111

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

Note 2: Unimplemented in 64-pin devices (PIC18F6XK90).

Note 3: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

9.0 8 x 8 HARDWARE MULTIPLIER

9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows PIC18 devices to be used in many applications previously reserved for digital-signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

9.2 Operation

Example 9-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

```
MOVF ARG1, W      ;
MULWF ARG2        ; ARG1 * ARG2 ->
                  ; PRODH:PRODL
```

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE


```
MOVF ARG1, W      ;
MULWF ARG2        ; ARG1 * ARG2 ->
                  ; PRODH:PRODL
BTFS C ARG2, SB   ; Test Sign Bit
SUBWF PRODH, F    ; PRODH = PRODH
                  ; - ARG1
MOVF ARG2, W      ;
BTFS C ARG1, SB   ; Test Sign Bit
SUBWF PRODH, F    ; PRODH = PRODH
                  ; - ARG2
```

TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Routine	Multiply Method	Program Memory (Words)	Cycles (Max)	Time			
				@ 64 MHz	@ 48 MHz	@ 10 MHz	@ 4 MHz
8 x 8 Unsigned	Without Hardware Multiply	13	69	4.3 µs	5.7 µs	27.6 µs	69 µs
	Hardware Multiply	1	1	62.5 ns	83.3 ns	400 ns	1 µs
8 x 8 Signed	Without Hardware Multiply	33	91	5.6 µs	7.5 µs	36.4 µs	91 µs
	Hardware Multiply	6	6	375 ns	500 ns	2.4 µs	6 µs
16 x 16 Unsigned	Without Hardware Multiply	21	242	15.1 µs	20.1 µs	96.8 µs	242 µs
	Hardware Multiply	28	28	1.7 µs	2.3 µs	11.2 µs	28 µs
16 x 16 Signed	Without Hardware Multiply	52	254	15.8 µs	21.2 µs	101.6 µs	254 µs
	Hardware Multiply	35	40	2.5 µs	3.3 µs	16.0 µs	40 µs

PIC18F87K90 FAMILY

FIGURE 10-1: PIC18F87K90 FAMILY INTERRUPT LOGIC



PIC18F87K90 FAMILY

REGISTER 10-14: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR7GIE ⁽¹⁾	TMR12IE ⁽¹⁾	TMR10IE ⁽¹⁾	TMR8IE	TMR7IE ⁽¹⁾	TMR6IE	TMR5IE	TMR4IE
bit 7	bit 0						

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7	TMR7GIE: TMR7 Gate Interrupt Enable bit ⁽¹⁾
	1 = Enabled
	0 = Disabled
bit 6	TMR12IE: TMR12 to PR12 Match Interrupt Enable bit ⁽¹⁾
	1 = Enables the TMR12 to PR12 match interrupt
	0 = Disables the TMR12 to PR12 match interrupt
bit 5	TMR10IE: TMR10 to PR10 Match Interrupt Enable bit ⁽¹⁾
	1 = Enables the TMR10 to PR10 match interrupt
	0 = Disables the TMR10 to PR10 match interrupt
bit 4	TMR8IE: TMR8 to PR8 Match Interrupt Enable bit
	1 = Enables the TMR8 to PR8 match interrupt
	0 = Disables the TMR8 to PR8 match interrupt
bit 3	TMR7IE: TMR7 Overflow Interrupt Enable bit ⁽¹⁾
	1 = Enables the TMR7 overflow interrupt
	0 = Disables the TMR7 overflow interrupt
bit 2	TMR6IE: TMR6 to PR6 Match Interrupt Enable bit
	1 = Enables the TMR6 to PR6 match interrupt
	0 = Disables the TMR6 to PR6 match interrupt
bit 1	TMR5IE: TMR5 Overflow Interrupt Enable bit
	1 = Enables the TMR5 overflow interrupt
	0 = Disables the TMR5 overflow interrupt
bit 0	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit
	1 = Enables the TMR4 to PR4 match interrupt
	0 = Disables the TMR4 to PR4 match interrupt

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

PIC18F87K90 FAMILY

NOTES:

15.1 Timer3/5/7 Gate Control Register

The Timer3/5/7 Gate Control register (TxGCON), provided in Register 14-2, is used to control the Timerx gate.

REGISTER 15-2: TxGCON: TIMER3/5/7 GATE CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0
TMRxGE	TxGPOL	TxGTM	TxGSPM	TxGGO/TxDONE	TxGVAL	TxGSS1	TxGSS0
bit 7	bit 0						

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 7	TMRxGE: Timerx Gate Enable bit <u>If TMRxON = 0:</u> This bit is ignored. <u>If TMRxON = 1:</u> 1 = Timerx counting is controlled by the Timerx gate function 0 = Timerx counts regardless of the Timerx gate function
bit 6	TxGPOL: Timerx Gate Polarity bit 1 = Timerx gate is active-high (Timerx counts when the gate is high) 0 = Timerx gate is active-low (Timerx counts when the gate is low)
bit 5	TxGTM: Timerx Gate Toggle Mode bit 1 = Timerx Gate Toggle mode is enabled. 0 = Timerx Gate Toggle mode is disabled and toggle flip-flop is cleared Timerx gate flip-flop toggles on every rising edge.
bit 4	TxGSPM: Timerx Gate Single Pulse Mode bit 1 = Timerx Gate Single Pulse mode is enabled and is controlling the Timerx gate 0 = Timerx Gate Single Pulse mode is disabled
bit 3	TxGGO/TxDONE: Timerx Gate Single Pulse Acquisition Status bit 1 = Timerx gate single pulse acquisition is ready, waiting for an edge 0 = Timerx gate single pulse acquisition has completed or has not been started This bit is automatically cleared when TxGSPM is cleared.
bit 2	TxGVAL: Timerx Gate Current State bit Indicates the current state of the Timerx gate that could be provided to TMRxH:TMRxL. Unaffected by the Timerx Gate Enable (TMRxGE) bit.
bit 1-0	TxGSS<1:0>: Timerx Gate Source Select bits 11 = Comparator 2 output 10 = Comparator 1 output 01 = TMR(x + 1) to match PR(x + 1) output ⁽²⁾ 00 = Timer1 gate pin Watchdog Timer oscillator is turned on if TMRxGE = 1, regardless of the state of TMRxON.

Note 1: Programming the TxGCON prior to TxCON is recommended.


2: Timer(x+1) will be Timer4/6/8 or Timerx Timer3/5/7, respectively.

19.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications, where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. For an illustration, see Figure 19-14. The lower seven bits of the associated ECCPxDEL register (Register 19-4) set the delay period in terms of microcontroller instruction cycles (TCY or 4 Tosc).


FIGURE 19-14: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



Note 1: At this time, the TMR2 register is equal to the PR2 register.

2: Output signals are shown as active-high.

FIGURE 19-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS



PIC18F87K90 FAMILY

21.3.6 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 1, Figure 21-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a “Line Activity Monitor” mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This, then, would give waveforms for SPI communication as


shown in Figure 21-3, Figure 21-5 and Figure 21-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 • TCY)
- Fosc/64 (or 16 • TCY)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 21-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 21-3: SPI MODE WAVEFORM (MASTER MODE)



PIC18F87K90 FAMILY

TABLE 21-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77
PIR2	OSCFIF	—	SSP2IF	BCL2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF	77
PIE2	OSCFIE	—	SSP2IE	BCL2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE	77
IPR2	OSCFIP	—	SSP2IP	BCL2IP	BCL1IP	HLVDIP	TMR3IP	TMR3GIP	77
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	78
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	78
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	78
SSP1BUF	MSSP1 Receive Buffer/Transmit Register								82
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	76
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	76
SSP1STAT	SMP	CKE	D/Ā	P	S	R/W	UA	BF	76
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	82
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	83
SSP2STAT	SMP	CKE	D/Ā	P	S	R/W	UA	BF	82
SSP2BUF	MSSP2 Receive Buffer/Transmit Register								82
ODCON3	U2OD	U1OD	—	—	—	—	—	CTMUDS	81

Legend: Shaded cells are not used by the MSSP module in SPI mode.

PIC18F87K90 FAMILY

REGISTER 21-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C™ MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7 **WCOL:** Write Collision Detect bit

In Master Transmit mode:

1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)

0 = No collision

In Slave Transmit mode:

1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 **SSPOV:** Receive Overflow Indicator bit

In Receive mode:

1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software)

0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

bit 5 **SSPEN:** Master Synchronous Serial Port Enable bit⁽¹⁾

1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins

0 = Disables the serial port and configures these pins as I/O port pins

bit 4 **CKP:** SCKx Release Control bit

In Slave mode:

1 = Releases clock

0 = Holds clock low (clock stretch); used to ensure data setup time

In Master mode:

Unused in this mode.

bit 3-0 **SSPM<3:0>:** Master Synchronous Serial Port Mode Select bits⁽²⁾

1111 = I²C Slave mode: 10-bit address with Start and Stop bit interrupts enabled

1110 = I²C Slave mode: 7-bit address with Start and Stop bit interrupts enabled

1011 = I²C Firmware Controlled Master mode (slave Idle)

1001 = Load the SSPMSK register at the SSPxADD SFR address^(3,4)

1000 = I²C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))

0111 = I²C Slave mode: 10-bit address

0110 = I²C Slave mode: 7-bit address

Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.

2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

3: When SSPM<3:0> = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.

4: This mode is only available when 7-Bit Address Masking mode is selected (MSSPMSK Configuration bit is '1').

PIC18F87K90 FAMILY

MOVSS	Move Indexed to Indexed	PUSHL	Store Literal at FSR2, Decrement FSR2								
Syntax:	MOVSS [z _s], [z _d]	Syntax:	PUSHL k								
Operands:	0 ≤ z _s ≤ 127 0 ≤ z _d ≤ 127	Operands:	0 ≤ k ≤ 255								
Operation:	((FSR2) + z _s) → ((FSR2) + z _d)	Operation:	k → (FSR2), FSR2 – 1 → FSR2								
Status Affected:	None	Status Affected:	None								
Encoding:		Encoding:									
1st word (source)	1110 1011 1zzz zzzz _s	1110 1010 kkkk kkkk									
2nd word (dest.)	1111 xxxx xzzz zzzz _d										
Description	<p>The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets, 'z_s' or 'z_d', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).</p> <p>The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.</p> <p>If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.</p>	<p>The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation.</p> <p>This instruction allows users to push values onto a software stack.</p>									
Words:	2	Words:	1								
Cycles:	2	Cycles:	1								
Q Cycle Activity:		Q Cycle Activity:									
		<table border="1"> <tr> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td>Decode</td> <td>Read 'k'</td> <td>Process data</td> <td>Write to destination</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read 'k'	Process data	Write to destination	
Q1	Q2	Q3	Q4								
Decode	Read 'k'	Process data	Write to destination								

Example: MOVSS [05h], [06h]

Before Instruction

FSR2	=	80h
Contents of 85h	=	33h
Contents of 86h	=	11h

After Instruction

FSR2	=	80h
Contents of 85h	=	33h
Contents of 86h	=	33h

Example: PUSHL 08h

Before Instruction

FSR2H:FSR2L	=	01ECh
Memory (01ECh)	=	00h

After Instruction

FSR2H:FSR2L	=	01EBh
Memory (01ECh)	=	08h

PIC18F87K90 FAMILY

31.3 DC Characteristics: PIC18F87K90 Family (Industrial/Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended			
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
D030 D031 D031A D031B D032 D033 D033A D034	VIL	Input Low Voltage All I/O Ports: with TTL Buffer with Schmitt Trigger Buffer	Vss	0.15 VDD	V	VDD < 4.5V
		RC3, RC4	—	0.8	V	$4.5 \leq \text{VDD} \leq 5.5\text{V}$
		RD5, RD6	Vss	0.2 VDD	V	VDD < 4.5
		RC3, RC4	Vss	1.5	V	$4.5 \leq \text{VDD} \leq 5.5\text{V}$
		RD5, RD6	Vss	0.3 VDD	V	I ² C™ enabled
		<u>MCLR</u>	Vss	0.2 VDD	V	SMBus enabled
		OSC1	Vss	0.2 VDD	V	LP, XT, HS, HSPLL modes
		OSC1	Vss	0.2 VDD	V	EC, ECPLL modes
		SOSCI	Vss	0.3 VDD	V	
D040 D041 D041A D041B D042 D043 D043A D044	VIH	Input High Voltage I/O Ports: with TTL Buffer	0.25 VDD	VDD	V	VDD < 4.5V
		2.0	VDD	VDD	V	$4.5 \leq \text{VDD} \leq 5.5\text{V}$
		with Schmitt Trigger Buffer	0.8 VDD	VDD	V	
		RC3, RC4	0.7 VDD	VDD	V	VDD < 4.5
		RD5, RD6	3V	5.5	V	$4.5 \leq \text{VDD} \leq 5.5\text{V}$
		RC3, RC4	0.7 VDD	VDD	V	I ² C enabled
		RD5, RD6	2.1	VDD	V	SMBus enabled
		<u>MCLR</u>	0.8 VDD	VDD	V	
		OSC1	0.7 VDD	VDD	V	LP, XT, HS, HSPLL modes
		OSC1	0.8 VDD	VDD	V	EC, ECPLL modes
		SOSCI	0.7 VDD	VDD	V	
D060 D061 D063	IIL	Input Leakage Current⁽¹⁾ I/O Ports	± 50	± 200	nA	$\text{VSS} \leq \text{VPIN} \leq \text{VDD}$, Pin at High-Impedance
		<u>MCLR</u>	—	± 5	μA	$\text{VSS} \leq \text{VPIN} \leq \text{VDD}$
		OSC1	—	± 5	μA	$\text{VSS} \leq \text{VPIN} \leq \text{VDD}$
D070	IPU IPURB	Weak Pull-up Current PORTB Weak Pull-up Current	50	400	μA	$\text{VDD} = 3.3\text{V}$, $\text{VPIN} = \text{Vss}$

Note 1: Negative current is defined as current sourced by the pin.

PIC18F87K90 FAMILY

**TABLE 31-25: A/D CONVERTER CHARACTERISTICS: PIC18F87K90 FAMILY
(INDUSTRIAL/EXTENDED)**

Param No.	Sym	Characteristic	Min	Typ	Max	Units	Conditions
A01	NR	Resolution	—	—	12	bit	$\Delta V_{REF} \geq 5.0V$
A03	EIL	Integral Linearity Error	—	± 1	± 6.0	LSB	$\Delta V_{REF} = 5.0V$
A04	EDL	Differential Linearity Error	—	± 1	$+3.0/-1.0$	LSB	$\Delta V_{REF} = 5.0V$
A06	E _{OFF}	Offset Error	—	± 1	± 9.0	LSB	$\Delta V_{REF} = 5.0V$
A07	E _{GN}	Gain Error	—	± 1	± 8.0	LSB	$\Delta V_{REF} = 5.0V$
A10	—	Monotonicity ⁽¹⁾	—	—	—	—	$V_{SS} \leq V_{AIN} \leq V_{REF}$
A20	ΔV_{REF}	Reference Voltage Range ($V_{REFH} - V_{REFL}$)	3	—	$V_{DD} - V_{SS}$	V	
A21	V _{REFH}	Reference Voltage High	$V_{SS} + 3.0V$	—	$V_{DD} + 0.3V$	V	
A22	V _{REFL}	Reference Voltage Low	$V_{SS} - 0.3V$	—	$V_{DD} - 3.0V$	V	
A25	V _{AIN}	Analog Input Voltage	V _{REFL}	—	V _{REFH}	V	
A30	Z _{AIN}	Recommended Impedance of Analog Voltage Source	—	—	2.5	k Ω	
A50	I _{REF}	V _{REF} Input Current ⁽²⁾	—	—	5 150	μA	During V _{AIN} acquisition. During A/D conversion cycle.


Note 1: The A/D conversion result never decreases with an increase in the input voltage.

2: V_{REFH} current is from the RA3/AN3/V_{REF+} pin or V_{DD}, whichever is selected as the V_{REFH} source. V_{REFL} current is from the RA2/AN2/V_{REF-}/CV_{REF} pin or V_{SS}, whichever is selected as the V_{REFL} source.

PIC18F87K90 FAMILY

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50	BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

PIC18F87K90 FAMILY

RC3/SCK1/SCL1/SEG17.....	17, 26	POP	480
RC4/SDI1/SDA1/SEG16.....	17, 26	POR. See Power-on Reset.	
RC5/SDO1/SEG12.....	17, 26	PORTA	
RC6/TX1/CK1/SEG27.....	17, 26	Associated Registers	159
RC7/RX1/DT1/SEG28.....	17, 26	LATA Register	157
RD0/SEG0/CTPLS.....	18, 27	PORTA Register	157
RD1/SEG1/T5CKI/T7G.....	18, 27	TRISA Register.....	157
RD2/SEG2	18, 27	PORTB	
RD3/SEG3	18, 27	Associated Registers	162
RD4/SEG4/SDO2	18, 27	LATB Register	160
RD5/SEG5/SDI2/SDA2.....	18, 27	PORTB Register	160
RD6/SEG6/SCK2/SCL2.....	18, 27	RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	160
RD7/SEG7/SS2	18, 27	TRISB Register.....	160
RE0/LCDBIAS1/P2D.....	19, 28	PORTC	
RE1/LCDBIAS2/P2C.....	19, 28	Associated Registers	165
RE2/LCDBIAS3/P2B/CCP10	19, 28	LATC Register	163
RE3/COM0/P3C/CCP9/REF0	19, 28	PORTC Register.....	163
RE4/COM1/P3B/CCP8	19, 28	TRISC Register	163
RE5/COM2/P1C/CCP7	19, 28	PORTD	
RE6/COM3/P1B/CCP6	19, 28	Associated Registers	168
RE7/ECCP2/P2A/SEG31.....	28	LATD Register	166
RE7/ECCP2/SEG31/P2A.....	19	PORTD Register.....	166
RF1/AN6/C2OUT/SEG19/CTDIN	20, 29	TRISD Register	166
RF2/AN7/C1OUT/SEG20	20	PORTE	
RF2/AN7/C1OUT/SEG20/CTMUI	29	Associated Registers	171
RF3/AN8/SEG21/C2INB	29	LATE Register	169
RF3/AN8/SEG21/C2INB/CTMUI.....	20	Pins Available in Different LCD Drives	169
RF4/AN9/SEG22/C2INA	20, 29	PORTE Register.....	169
RF5/AN10	20	TRISE Register.....	169
RF5/AN10/CVREF/SEG23/C1INB	29	PORTF	
RF6/AN11/SEG24/C1INA	20, 29	Associated Registers	174
RF7/AN5/SS1/SEG25.....	20, 29	LATF Register	172
RG0/ECCP3/P3A.....	21, 30	PORTF Register	172
RG1/TX2/CK2/AN19/C3OUT	21, 30	TRISF Register	172
RG2/RX2/DT2/AN18/C3INA	21, 30	PORTG	
RG3/CCP4/AN17/P3D/C3INB	21, 30	Associated Registers	176
RG4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D/		LATG Register	175
C3INC	21, 30	PORTG Register	175
RH0/SEG47/AN23	31	TRISG Register	175
RH1/SEG46/AN22	31	PORTH	
RH2/SEG45/AN21	31	Associated Registers	179
RH3/SEG44/AN20	31	LATH Register	177
RH4/SEG40/CCP9/P3C/AN12/C2INC	31	PORTH Register	177
RH5/SEG41/CCP8/P3B/AN13/C2IND	31	TRISH Register	177
RH6/SEG42/CCP7/P1C/AN14/C1INC	31	PORTJ	
RH7/SEG43/CCP6/P1B/AN15	32	Associated Registers	181
RJ0.....	33	LATJ Register	180
RJ1/SEG33	33	PORTJ Register	180
RJ2/SEG34	33	TRISJ Register	180
RJ3/SEG35	33	Power-Managed Modes	53
RJ4/SEG39	33	and PWM Operation	271
RJ5/SEG38	33	and SPI Operation	311
RJ6/SEG37	33	Clock Transitions and Status Indicators	54
RJ7/SEG36	33	Entering	53
VDD	22, 33	Exiting Idle and Sleep Modes	65
VDDCORE/VCAP.....	22, 33	by Interrupt	65
VSS.....	22, 33	by Reset	65
Pinout I/O Descriptions		by WDT Time-out	65
PIC18F6XK90	14	Without an Oscillator Start-up Delay	65
PIC18F8XK90	22	Idle Modes	58
PIR5 Register		PRI_IDLE	59
TMR12IF Bit.....	138	RC_IDLE	60
PLL.....	48	SEC_IDLE	59
HSPLL and ECPLL Oscillator Modes	48		
Use with HF-INTOSC.....	49		