



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | PIC                                                                                                                                                                 |
| Core Size                  | 8-Bit                                                                                                                                                               |
| Speed                      | 64MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                           |
| Peripherals                | Brown-out Detect/Reset, LCD, POR, PWM, WDT                                                                                                                          |
| Number of I/O              | 53                                                                                                                                                                  |
| Program Memory Size        | 64KB (32K x 16)                                                                                                                                                     |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | 1K x 8                                                                                                                                                              |
| RAM Size                   | 4K x 8                                                                                                                                                              |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                         |
| Data Converters            | A/D 16x12b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                                |
| Supplier Device Package    | 64-VQFN (9x9)                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k90-i-mr">https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k90-i-mr</a> |

# PIC18F87K90 FAMILY

**TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)**


| Pin Name                  | Pin Number | Pin Type | Buffer Type      | Description                                                       |
|---------------------------|------------|----------|------------------|-------------------------------------------------------------------|
|                           | QFN/TQFP   |          |                  |                                                                   |
| RC0/SOSCO/SCLKI           | 30         |          |                  | PORTC is a bidirectional I/O port.                                |
| RC0                       |            | I/O      | ST               | Digital I/O.                                                      |
| SOSCO                     |            | O        | —                | SOSC oscillator output.                                           |
| SCLKI                     |            | I        | ST               | Digital SOSC input.                                               |
| RC1/SOSCI/ECCP2/P2A/SEG32 | 29         |          |                  |                                                                   |
| RC1                       |            | I/O      | ST               | Digital I/O.                                                      |
| SOSCI                     |            | I        | CMOS             | SOSC oscillator input.                                            |
| ECCP2 <sup>(1)</sup>      |            | I/O      | ST               | Capture 2 input/Compare 2 output/PWM2 output.                     |
| P2A                       |            | O        | —                | Enhanced PWM2 Output A.                                           |
| SEG32                     |            | O        | Analog           | SEG32 output for LCD.                                             |
| RC2/ECCP1/P1A/SEG13       | 33         |          |                  |                                                                   |
| RC2                       |            | I/O      | ST               | Digital I/O.                                                      |
| ECCP1                     |            | I/O      | ST               | Capture 1 input/Compare 1 output/PWM1 output.                     |
| P1A                       |            | O        | —                | Enhanced PWM1 Output A.                                           |
| SEG13                     |            | O        | Analog           | SEG13 output for LCD.                                             |
| RC3/SCK1/SCL1/SEG17       | 34         |          |                  |                                                                   |
| RC3                       |            | I/O      | ST               | Digital I/O.                                                      |
| SCK1                      |            | I/O      | ST               | Synchronous serial clock input/output for SPI mode.               |
| SCL1                      |            | I/O      | I <sup>2</sup> C | Synchronous serial clock input/output for I <sup>2</sup> C™ mode. |
| SEG17                     |            | O        | Analog           | SEG17 output for LCD.                                             |
| RC4/SDI1/SDA1/SEG16       | 35         |          |                  |                                                                   |
| RC4                       |            | I/O      | ST               | Digital I/O.                                                      |
| SDI1                      |            | I        | ST               | SPI data in.                                                      |
| SDA1                      |            | I/O      | I <sup>2</sup> C | I <sup>2</sup> C data I/O.                                        |
| SEG16                     |            | O        | Analog           | SEG16 output for LCD.                                             |
| RC5/SDO1/SEG12            | 36         |          |                  |                                                                   |
| RC5                       |            | I/O      | ST               | Digital I/O.                                                      |
| SDO1                      |            | O        | —                | SPI data out.                                                     |
| SEG12                     |            | O        | Analog           | SEG12 output for LCD.                                             |
| RC6/TX1/CK1/SEG27         | 31         |          |                  |                                                                   |
| RC6                       |            | I/O      | ST               | Digital I/O.                                                      |
| TX1                       |            | O        | —                | EUSART asynchronous transmit.                                     |
| CK1                       |            | I/O      | ST               | EUSART synchronous clock (see related RX1/DT1).                   |
| SEG27                     |            | O        | Analog           | SEG27 output for LCD.                                             |
| RC7/RX1/DT1/SEG28         | 32         |          |                  |                                                                   |
| RC7                       |            | I/O      | ST               | Digital I/O.                                                      |
| RX1                       |            | I        | ST               | EUSART asynchronous receive.                                      |
| DT1                       |            | I/O      | ST               | EUSART synchronous data (see related TX1/CK1).                    |
| SEG28                     |            | O        | Analog           | SEG28 output for LCD.                                             |

**Legend:** TTL = TTL compatible input  
ST = Schmitt Trigger input with CMOS levels  
I = Input  
P = Power  
I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus  
CMOS = CMOS compatible input or output  
Analog = Analog input  
O = Output  
OD = Open-Drain (no P diode to VDD)


**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.  
**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.  
**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

# PIC18F87K90 FAMILY

**FIGURE 4-3: TRANSITION TIMING TO RC\_RUN MODE**



**FIGURE 4-4: TRANSITION TIMING FROM RC\_RUN MODE TO PRI\_RUN MODE**



# PIC18F87K90 FAMILY

---

NOTES:

## 5.0 RESET

The PIC18F87K90 family of devices differentiates between various kinds of Reset:

- Power-on Reset (POR)
- $\overline{\text{MCLR}}$  Reset during normal operation
- $\overline{\text{MCLR}}$  Reset during power-managed modes
- Watchdog Timer (WDT) Reset (during execution)
- Configuration Mismatch (CM) Reset
- Brown-out Reset (BOR)
- RESET Instruction
- Stack Full Reset
- Stack Underflow Reset

This section discusses Resets generated by  $\overline{\text{MCLR}}$ , POR and BOR, and covers the operation of the various start-up timers. Stack Reset events are covered in **Section 6.1.3.4 “Stack Full and Underflow Resets”**. WDT Resets are covered in **Section 28.2 “Watchdog Timer (WDT)”**.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 5-1.


## 5.1 RCON Register

Device Reset events are tracked through the RCON register (Register 5-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event.

The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 5.7 “Reset State of Registers”**.

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 10.0 “Interrupts”**.

**FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT**



# PIC18F87K90 FAMILY

**TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)**

| Register | Applicable Devices |             | Power-on Reset,<br>Brown-out Reset | MCLR Resets,<br>WDT Reset,<br>RESET Instruction,<br>Stack Resets,<br>CM Resets | Wake-up via WDT<br>or Interrupt |
|----------|--------------------|-------------|------------------------------------|--------------------------------------------------------------------------------|---------------------------------|
| PSTR1CON | PIC18F6XK90        | PIC18F8XK90 | 00-0 0001                          | 00-0 0001                                                                      | uu-u uuuu                       |
| OSCTUNE  | PIC18F6XK90        | PIC18F8XK90 | 0000 0000                          | 0000 0000                                                                      | uuuu uuuu                       |
| TRISJ    | PIC18F6XK90        | PIC18F8XK90 | 1111 1111                          | 1111 1111                                                                      | uuuu uuuu                       |
| TRISH    | PIC18F6XK90        | PIC18F8XK90 | 1111 1111                          | 1111 1111                                                                      | uuuu uuuu                       |
| TRISG    | PIC18F6XK90        | PIC18F8XK90 | - - -1 1111                        | - - -1 1111                                                                    | - - -u uuuu                     |
| TRISF    | PIC18F6XK90        | PIC18F8XK90 | 1111 111-                          | 1111 111-                                                                      | uuuu uuu-                       |
| TRISE    | PIC18F6XK90        | PIC18F8XK90 | 1111 1111                          | 1111 1111                                                                      | uuuu uuuu                       |
| TRISD    | PIC18F6XK90        | PIC18F8XK90 | 1111 1111                          | 1111 1111                                                                      | uuuu uuuu                       |
| TRISC    | PIC18F6XK90        | PIC18F8XK90 | 1111 1111                          | 1111 1111                                                                      | uuuu uuuu                       |
| TRISB    | PIC18F6XK90        | PIC18F8XK90 | 1111 1111                          | 1111 1111                                                                      | uuuu uuuu                       |
| TRISA    | PIC18F6XK90        | PIC18F8XK90 | 1111 1111                          | 1111 1111                                                                      | uuuu uuuu                       |
| LATJ     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | uuuu uuuu                                                                      | uuuu uuuu                       |
| LATH     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | uuuu uuuu                                                                      | uuuu uuuu                       |
| LATG     | PIC18F6XK90        | PIC18F8XK90 | - - -x xxxx                        | - - -u uuuu                                                                    | - - -u uuuu                     |
| LATF     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxx-                          | uuuu uuu-                                                                      | uuuu uuu-                       |
| LATE     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | uuuu uuuu                                                                      | uuuu uuuu                       |
| LATD     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | uuuu uuuu                                                                      | uuuu uuuu                       |
| LATC     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | uuuu uuuu                                                                      | uuuu uuuu                       |
| LATB     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | uuuu uuuu                                                                      | uuuu uuuu                       |
| LATA     | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | uuuu uuuu                                                                      | uuuu uuuu                       |
| PORTJ    | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | xxxx xxxx                                                                      | uuuu uuuu                       |
| PORTH    | PIC18F6XK90        | PIC18F8XK90 | 0000 0000                          | 0000 0000                                                                      | uuuu uuuu                       |
| PORTG    | PIC18F6XK90        | PIC18F8XK90 | - -x0 000x                         | - -x0 000x                                                                     | - -uu uuuu                      |
| PORTF    | PIC18F6XK90        | PIC18F8XK90 | 0000 000-                          | 0000 000-                                                                      | uuuu uuu-                       |
| PORTE    | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | xxxx xxxx                                                                      | uuuu uuuu                       |
| PORTD    | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | xxxx xxxx                                                                      | uuuu uuuu                       |
| PORTC    | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | xxxx xxxx                                                                      | uuuu uuuu                       |
| PORTB    | PIC18F6XK90        | PIC18F8XK90 | xxxx xxxx                          | xxxx xxxx                                                                      | uuuu uuuu                       |
| PORTA    | PIC18F6XK90        | PIC18F8XK90 | xx0x 0000                          | uu0u 0000                                                                      | uuuu uuuu                       |

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.  
Shaded cells indicate conditions do not apply for the designated device.

- Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4:** See Table 5-1 for the Reset value for a specific condition.

# PIC18F87K90 FAMILY

**TABLE 6-2: PIC18F87K90 FAMILY REGISTER FILE SUMMARY**

| Address | File Name             | Bit 7                                                                                                                 | Bit 6                 | Bit 5                 | Bit 4            | Bit 3            | Bit 2           | Bit 1   | Bit 0                  | Value on POR, BOR |
|---------|-----------------------|-----------------------------------------------------------------------------------------------------------------------|-----------------------|-----------------------|------------------|------------------|-----------------|---------|------------------------|-------------------|
| EF4h    | LCDCON                | LCDEN                                                                                                                 | SLPEN                 | WERR                  | —                | CS1              | CS0             | LMUX1   | LMUX0                  | 0000-0000         |
| EF5h    | LCDPS                 | WFT                                                                                                                   | BIASMD                | LCDA                  | WA               | LP3              | LP2             | LP1     | LP0                    | 0000 0000         |
| EF6h    | LCDSE0                | SE07                                                                                                                  | SE06                  | SE05                  | SE04             | SE03             | SE02            | SE01    | SE00                   | 0000 0000         |
| EF7h    | LCDSE1                | SE15                                                                                                                  | SE14                  | SE13                  | SE12             | SE11             | SE10            | SE09    | SE08                   | 0000 0000         |
| EF8h    | LCDSE2                | SE23                                                                                                                  | SE22                  | SE21                  | SE20             | SE19             | SE18            | SE17    | SE16                   | 0000 0000         |
| EF9h    | LCDSE3                | SE31                                                                                                                  | SE30                  | SE29                  | SE28             | SE27             | SE26            | SE25    | SE24                   | 0000 0000         |
| EFAh    | LCDSE4                | SE39                                                                                                                  | SE38                  | S37                   | SE36             | SE35             | SE34            | SE33    | SE32                   | 0000 0000         |
| EFBh    | LCDSE5 <sup>(2)</sup> | SE47                                                                                                                  | SE46                  | SE45                  | SE44             | SE43             | SE42            | SE41    | SE40                   | 0000 0000         |
| EFCh    | LCDRL                 | LRLAP1                                                                                                                | LRLAP0                | LRLBP1                | LRLBP0           | —                | LRLAT2          | LRLAT1  | LRLAT0                 | 0000-0000         |
| EFDh    | LCDREF                | LCDIRE                                                                                                                | LCDIRS                | LCDCST2               | LCDCST1          | LCDCST0          | VLCD3PE         | VLCD2PE | VLCD1PE                | 0000 0000         |
| EF Eh   | SSP2CON2              | GCEN                                                                                                                  | ACKSTAT               | ACKDT                 | ACKEN            | RCEN             | PEN             | RSEN    | SEN                    | 0000 0000         |
| EFFh    | SSP2CON1              | WCOL                                                                                                                  | SSPOV                 | SSPEN                 | CKP              | SSPM3            | SSPM2           | SSPM1   | SSPM0                  | 0000 0000         |
| F00h    | SSP2STAT              | SMP                                                                                                                   | CKE                   | D/A                   | P                | S                | R/W             | UA      | BF                     | 0000 0000         |
| F01h    | SSP2ADD               | MSSP Address Register in I <sup>2</sup> C™ Slave Mode. SSP1 Baud Rate Reload Register in I <sup>2</sup> C Master Mode |                       |                       |                  |                  |                 |         |                        | 0000 0000         |
| F02h    | SSP2BUF               | MSSP Receive Buffer/Transmit Register                                                                                 |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F03h    | T4CON                 | —                                                                                                                     | T4OUTPS3              | T4OUTPS2              | T4OUTPS1         | T4OUTPS0         | TMR4ON          | T4CKPS1 | T4CKPS0                | -000 0000         |
| F04h    | PR4                   | Timer4 Period Register                                                                                                |                       |                       |                  |                  |                 |         |                        | 0000 0000         |
| F05h    | TMR4                  | Timer4 Register                                                                                                       |                       |                       |                  |                  |                 |         |                        | 1111 1111         |
| F06h    | CCP7CON               | —                                                                                                                     | —                     | DC7B1                 | DC7B0            | CCP7M3           | CCP7M2          | CCP7M1  | CCP7M0                 | - -00 0000        |
| F07h    | CCPR7L                | Capture/Compare/PWM Register 7 Low Byte                                                                               |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F08h    | CCPR7H                | Capture/Compare/PWM Register7 High Byte                                                                               |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F09h    | CCP6CON               | —                                                                                                                     | —                     | DC6B1                 | DC6B0            | CCP6M3           | CCP6M2          | CCP6M1  | CCP6M0                 | - -00 0000        |
| F0Ah    | CCPR6L                | Capture/Compare/PWM Register 6 Low Byte                                                                               |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F0Bh    | CCPR6H                | Capture/Compare/PWM Register6 High Byte                                                                               |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F0Ch    | CCP5CON               | —                                                                                                                     | —                     | DC5B1                 | DC5B0            | CCP5M3           | CCP5M2          | CCP5M1  | CCP5M0                 | - -00 0000        |
| F0Dh    | CCPR5L                | Capture/Compare/PWM Register 5 Low Byte                                                                               |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F0Eh    | CCPR5H                | Capture/Compare/PWM Register 5 High Byte                                                                              |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F0Fh    | CCP4CON               | —                                                                                                                     | —                     | DC4B1                 | DC4B0            | CCP4M3           | CCP4M2          | CCP4M1  | CCP4M0                 | - -00 0000        |
| F10h    | CCPR4L                | Capture/Compare/PWM Register 4 Low Byte                                                                               |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F11h    | CCPR4H                | Capture/Compare/PWM Register 4 High Byte                                                                              |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F12h    | T5GCON                | TMR5GE                                                                                                                | T5GPOL                | T5GTM                 | T5GSPM           | T5GGO/<br>T5DONE | T5GVAL          | T5GSS1  | T5GSS0                 | 0000 0000         |
| F13h    | T5CON                 | TMR5CS1                                                                                                               | TMR5CS0               | T5CKPS1               | T5CKPS0          | SOSCEN           | T5SYN $\bar{C}$ | RD16    | TMR5ON                 | 0000 0000         |
| F14h    | TMR5L                 | Timer5 Register Low Byte                                                                                              |                       |                       |                  |                  |                 |         |                        | 0000 0000         |
| F15h    | TMR5H                 | Timer5 Register High Byte                                                                                             |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F16h    | PMD3                  | CCP10MD <sup>(3)</sup>                                                                                                | CCP9MD <sup>(3)</sup> | CCP8MD                | CCP7MD           | CCP6MD           | CCP5MD          | CCP4MD  | TMR12MD <sup>(3)</sup> | 0000 0000         |
| F17h    | PMD2                  | TMR10MD <sup>(3)</sup>                                                                                                | TMR8MD                | TMR7MD <sup>(3)</sup> | TMR6MD           | TMR5MD           | CMP3MD          | CMP2MD  | CMP1MD                 | 0000 0000         |
| F18h    | PMD1                  | —                                                                                                                     | CTMUMD                | RTCCMD                | TMR4MD           | TMR3MD           | TMR2MD          | TMR1MD  | —                      | -000 000-         |
| F19h    | PMD0                  | CCP3MD                                                                                                                | CCP2MD                | CCP1MD                | UART2MD          | UART1MD          | SSP2MD          | SSP1MD  | ADCMD                  | 0000 0000         |
| F1Ah    | PSTR3CON              | CMPL1                                                                                                                 | CMPL0                 | —                     | STRSYN $\bar{C}$ | STRD             | STRC            | STRB    | STRA                   | 00-0 0001         |
| F1Bh    | PSTR2CON              | CMPL1                                                                                                                 | CMPL0                 | —                     | STRSYN $\bar{C}$ | STRD             | STRC            | STRB    | STRA                   | 00-0 0001         |
| F1Ch    | TXREG2                | Transmit Data FIFO                                                                                                    |                       |                       |                  |                  |                 |         |                        | xxxx xxxx         |
| F1Dh    | RCREG2                | Receive Data FIFO                                                                                                     |                       |                       |                  |                  |                 |         |                        | 0000 0000         |
| F1Eh    | SPBRG2                | USART2 Baud Rate Generator Low Byte                                                                                   |                       |                       |                  |                  |                 |         |                        | 0000 0000         |
| F1Fh    | SPBRGH2               | USART2 Baud Rate Generator High Byte                                                                                  |                       |                       |                  |                  |                 |         |                        | 0000 0000         |
| F20h    | BAUDCON2              | ABDOVF                                                                                                                | RCIDL                 | RXDTP                 | TXCKP            | BRG16            | —               | WUE     | ABDEN                  | 0100 0-00         |
| F21h    | TXSTA2                | CSRC                                                                                                                  | TX9                   | TXEN                  | SYN $\bar{C}$    | SENDB            | BRGH            | TRMT    | TX9D                   | 0000 0010         |
| F22h    | RCSTA2                | SPEN                                                                                                                  | RX9                   | SREN                  | CREN             | ADDEN            | FERR            | OERR    | RX9D                   | 0000 000x         |
| F23h    | ANCON2                | ANSEL23                                                                                                               | ANSEL22               | ANSEL21               | ANSEL20          | ANSEL19          | ANSEL18         | ANSEL17 | ANSEL16                | 1111 1111         |

**Note 1:** This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

**2:** Unimplemented in 64-pin devices (PIC18F6XK90).

**3:** Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

# PIC18F87K90 FAMILY

## 9.0 8 x 8 HARDWARE MULTIPLIER

### 9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows PIC18 devices to be used in many applications previously reserved for digital-signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

### 9.2 Operation

Example 9-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

```
MOVF    ARG1, W    ;
MULWF   ARG2        ; ARG1 * ARG2 ->
                        ; PRODH:PRODL
```

#### EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

```
MOVF    ARG1, W    ;
MULWF   ARG2        ; ARG1 * ARG2 ->
                        ; PRODH:PRODL

BTFSC   ARG2, SB    ; Test Sign Bit
SUBWF   PRODH, F    ; PRODH = PRODH
                        ; - ARG1


MOVF    ARG2, W    ;
BTFSC   ARG1, SB    ; Test Sign Bit
SUBWF   PRODH, F    ; PRODH = PRODH
                        ; - ARG2
```

**TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS**

| Routine          | Multiply Method           | Program Memory (Words) | Cycles (Max) | Time     |          |          |         |
|------------------|---------------------------|------------------------|--------------|----------|----------|----------|---------|
|                  |                           |                        |              | @ 64 MHz | @ 48 MHz | @ 10 MHz | @ 4 MHz |
| 8 x 8 Unsigned   | Without Hardware Multiply | 13                     | 69           | 4.3 µs   | 5.7 µs   | 27.6 µs  | 69 µs   |
|                  | Hardware Multiply         | 1                      | 1            | 62.5 ns  | 83.3 ns  | 400 ns   | 1 µs    |
| 8 x 8 Signed     | Without Hardware Multiply | 33                     | 91           | 5.6 µs   | 7.5 µs   | 36.4 µs  | 91 µs   |
|                  | Hardware Multiply         | 6                      | 6            | 375 ns   | 500 ns   | 2.4 µs   | 6 µs    |
| 16 x 16 Unsigned | Without Hardware Multiply | 21                     | 242          | 15.1 µs  | 20.1 µs  | 96.8 µs  | 242 µs  |
|                  | Hardware Multiply         | 28                     | 28           | 1.7 µs   | 2.3 µs   | 11.2 µs  | 28 µs   |
| 16 x 16 Signed   | Without Hardware Multiply | 52                     | 254          | 15.8 µs  | 21.2 µs  | 101.6 µs | 254 µs  |
|                  | Hardware Multiply         | 35                     | 40           | 2.5 µs   | 3.3 µs   | 16.0 µs  | 40 µs   |

# PIC18F87K90 FAMILY

**FIGURE 10-1: PIC18F87K90 FAMILY INTERRUPT LOGIC**



# PIC18F87K90 FAMILY

## REGISTER 10-14: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

|                        |                        |                        |        |                       |        |        |        |
|------------------------|------------------------|------------------------|--------|-----------------------|--------|--------|--------|
| R/W-0                  | R/W-0                  | R/W-0                  | R/W-0  | R/W-0                 | R/W-0  | R/W-0  | R/W-0  |
| TMR7GIE <sup>(1)</sup> | TMR12IE <sup>(1)</sup> | TMR10IE <sup>(1)</sup> | TMR8IE | TMR7IE <sup>(1)</sup> | TMR6IE | TMR5IE | TMR4IE |
| bit 7                  |                        |                        |        |                       |        |        | bit 0  |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

|       |                                                                                                                                                                            |
|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 7 | <b>TMR7GIE:</b> TMR7 Gate Interrupt Enable bit <sup>(1)</sup><br>1 = Enabled<br>0 = Disabled                                                                               |
| bit 6 | <b>TMR12IE:</b> TMR12 to PR12 Match Interrupt Enable bit <sup>(1)</sup><br>1 = Enables the TMR12 to PR12 match interrupt<br>0 = Disables the TMR12 to PR12 match interrupt |
| bit 5 | <b>TMR10IE:</b> TMR10 to PR10 Match Interrupt Enable bit <sup>(1)</sup><br>1 = Enables the TMR10 to PR10 match interrupt<br>0 = Disables the TMR10 to PR10 match interrupt |
| bit 4 | <b>TMR8IE:</b> TMR8 to PR8 Match Interrupt Enable bit<br>1 = Enables the TMR8 to PR8 match interrupt<br>0 = Disables the TMR8 to PR8 match interrupt                       |
| bit 3 | <b>TMR7IE:</b> TMR7 Overflow Interrupt Enable bit <sup>(1)</sup><br>1 = Enables the TMR7 overflow interrupt<br>0 = Disables the TMR7 overflow interrupt                    |
| bit 2 | <b>TMR6IE:</b> TMR6 to PR6 Match Interrupt Enable bit<br>1 = Enables the TMR6 to PR6 match interrupt<br>0 = Disables the TMR6 to PR6 match interrupt                       |
| bit 1 | <b>TMR5IE:</b> TMR5 Overflow Interrupt Enable bit<br>1 = Enables the TMR5 overflow interrupt<br>0 = Disables the TMR5 overflow interrupt                                   |
| bit 0 | <b>TMR4IE:</b> TMR4 to PR4 Match Interrupt Enable bit<br>1 = Enables the TMR4 to PR4 match interrupt<br>0 = Disables the TMR4 to PR4 match interrupt                       |

**Note 1:** Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

# PIC18F87K90 FAMILY

---

NOTES:

## 15.1 Timer3/5/7 Gate Control Register

The Timer3/5/7 Gate Control register (TxGCON), provided in Register 14-2, is used to control the Timerx gate.

**REGISTER 15-2: TxGCON: TIMER3/5/7 GATE CONTROL REGISTER<sup>(1)</sup>**

| R/W-0  | R/W-0  | R/W-0 | R/W-0  | R/W-0        | R-x    | R/W-0  | R/W-0  |
|--------|--------|-------|--------|--------------|--------|--------|--------|
| TMRxGE | TxGPOL | TxGTM | TxGSPM | TxGGO/TxDONE | TxGVAL | TxGSS1 | TxGSS0 |
| bit 7  |        |       |        |              |        |        | bit 0  |

### Legend:

|                   |                  |                                    |
|-------------------|------------------|------------------------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |
|                   |                  | x = Bit is unknown                 |

- bit 7      **TMRxGE:** Timerx Gate Enable bit  
If TMRxON = 0:  
This bit is ignored.  
If TMRxON = 1:  
1 = Timerx counting is controlled by the Timerx gate function  
0 = Timerx counts regardless of the Timerx gate function
- bit 6      **TxGPOL:** Timerx Gate Polarity bit  
1 = Timerx gate is active-high (Timerx counts when the gate is high)  
0 = Timerx gate is active-low (Timerx counts when the gate is low)
- bit 5      **TxGTM:** Timerx Gate Toggle Mode bit  
1 = Timerx Gate Toggle mode is enabled.  
0 = Timerx Gate Toggle mode is disabled and toggle flip-flop is cleared  
Timerx gate flip-flop toggles on every rising edge.
- bit 4      **TxGSPM:** Timerx Gate Single Pulse Mode bit  
1 = Timerx Gate Single Pulse mode is enabled and is controlling the Timerx gate  
0 = Timerx Gate Single Pulse mode is disabled
- bit 3      **TxGGO/TxDONE:** Timerx Gate Single Pulse Acquisition Status bit  
1 = Timerx gate single pulse acquisition is ready, waiting for an edge  
0 = Timerx gate single pulse acquisition has completed or has not been started  
This bit is automatically cleared when TxGSPM is cleared.
- bit 2      **TxGVAL:** Timerx Gate Current State bit  
Indicates the current state of the Timerx gate that could be provided to TMRxH:TMRxL. Unaffected by the Timerx Gate Enable (TMRxGE) bit.
- bit 1-0    **TxGSS<1:0>:** Timerx Gate Source Select bits  
11 = Comparator 2 output  
10 = Comparator 1 output  
01 = TMR(x + 1) to match PR(x + 1) output<sup>(2)</sup>  
00 = Timer1 gate pin  
Watchdog Timer oscillator is turned on if TMRxGE = 1, regardless of the state of TMRxON.


- Note 1:** Programming the TxGCON prior to TxCON is recommended.  
**2:** Timer(x+1) will be Timer4/6/8 or Timerx Timer3/5/7, respectively.

## 19.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE


In half-bridge applications, where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. For an illustration, see Figure 19-14. The lower seven bits of the associated ECCPxDEL register (Register 19-4) set the delay period in terms of microcontroller instruction cycles ( $T_{CY}$  or  $4 T_{OSC}$ ).

**FIGURE 19-14: EXAMPLE OF HALF-BRIDGE PWM OUTPUT**



**FIGURE 19-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS**



---

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 1, Figure 21-2) is to broadcast data by the software protocol.

The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This, then, would give waveforms for SPI communication as

- FOSC/4 (or Tcy)
- FOSC/16 (or 4 • Tcy)
- FOSC/64 (or 16 • Tcy)
- Timer2 output/2

Figure 21-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

[illegible]

# PIC18F87K90 FAMILY

**TABLE 21-2: REGISTERS ASSOCIATED WITH SPI OPERATION**

| Name     | Bit 7                                  | Bit 6     | Bit 5        | Bit 4  | Bit 3  | Bit 2        | Bit 1  | Bit 0   | Reset Values on Page: |
|----------|----------------------------------------|-----------|--------------|--------|--------|--------------|--------|---------|-----------------------|
| INTCON   | GIE/GIEH                               | PEIE/GIEL | TMR0IE       | INT0IE | RBIE   | TMR0IF       | INT0IF | RBIF    | 75                    |
| PIR1     | —                                      | ADIF      | RC1IF        | TX1IF  | SSP1IF | TMR1GIF      | TMR2IF | TMR1IF  | 77                    |
| PIE1     | —                                      | ADIE      | RC1IE        | TX1IE  | SSP1IE | TMR1GIE      | TMR2IE | TMR1IE  | 77                    |
| IPR1     | —                                      | ADIP      | RC1IP        | TX1IP  | SSP1IP | TMR1GIP      | TMR2IP | TMR1IP  | 77                    |
| PIR2     | OSCFIF                                 | —         | SSP2IF       | BCL2IF | BCL1IF | HLVDIF       | TMR3IF | TMR3GIF | 77                    |
| PIE2     | OSCFIE                                 | —         | SSP2IE       | BCL2IE | BCL1IE | HLVDIE       | TMR3IE | TMR3GIE | 77                    |
| IPR2     | OSCFIP                                 | —         | SSP2IP       | BCL2IP | BCL1IP | HLVDIP       | TMR3IP | TMR3GIP | 77                    |
| TRISC    | TRISC7                                 | TRISC6    | TRISC5       | TRISC4 | TRISC3 | TRISC2       | TRISC1 | TRISC0  | 78                    |
| TRISD    | TRISD7                                 | TRISD6    | TRISD5       | TRISD4 | TRISD3 | TRISD2       | TRISD1 | TRISD0  | 78                    |
| TRISF    | TRISF7                                 | TRISF6    | TRISF5       | TRISF4 | TRISF3 | TRISF2       | TRISF1 | —       | 78                    |
| SSP1BUF  | MSSP1 Receive Buffer/Transmit Register |           |              |        |        |              |        |         | 82                    |
| SSP1CON1 | WCOL                                   | SSPOV     | SSPEN        | CKP    | SSPM3  | SSPM2        | SSPM1  | SSPM0   | 76                    |
| SSP1CON2 | GCEN                                   | ACKSTAT   | ACKDT        | ACKEN  | RCEN   | PEN          | RSEN   | SEN     | 76                    |
| SSP1STAT | SMP                                    | CKE       | D/ $\bar{A}$ | P      | S      | R/ $\bar{W}$ | UA     | BF      | 76                    |
| SSP2CON1 | WCOL                                   | SSPOV     | SSPEN        | CKP    | SSPM3  | SSPM2        | SSPM1  | SSPM0   | 82                    |
| SSP2CON2 | GCEN                                   | ACKSTAT   | ACKDT        | ACKEN  | RCEN   | PEN          | RSEN   | SEN     | 83                    |
| SSP2STAT | SMP                                    | CKE       | D/ $\bar{A}$ | P      | S      | R/ $\bar{W}$ | UA     | BF      | 82                    |
| SSP2BUF  | MSSP2 Receive Buffer/Transmit Register |           |              |        |        |              |        |         | 82                    |
| ODCON3   | U2OD                                   | U1OD      | —            | —      | —      | —            | —      | CTMUDS  | 81                    |

**Legend:** Shaded cells are not used by the MSSP module in SPI mode.

# PIC18F87K90 FAMILY

## REGISTER 21-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I<sup>2</sup>C™ MODE)

| R/W-0 | R/W-0 | R/W-0                | R/W-0 | R/W-0                | R/W-0                | R/W-0                | R/W-0                |
|-------|-------|----------------------|-------|----------------------|----------------------|----------------------|----------------------|
| WCOL  | SSPOV | SSPEN <sup>(1)</sup> | CKP   | SSPM3 <sup>(2)</sup> | SSPM2 <sup>(2)</sup> | SSPM1 <sup>(2)</sup> | SSPM0 <sup>(2)</sup> |
| bit 7 |       |                      |       |                      |                      |                      | bit 0                |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7 **WCOL:** Write Collision Detect bit

#### In Master Transmit mode:

1 = A write to the SSPxBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started (must be cleared in software)

0 = No collision

#### In Slave Transmit mode:

1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

#### In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 **SSPOV:** Receive Overflow Indicator bit

#### In Receive mode:

1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software)

0 = No overflow

#### In Transmit mode:

This is a "don't care" bit in Transmit mode.

bit 5 **SSPEN:** Master Synchronous Serial Port Enable bit<sup>(1)</sup>

1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins

0 = Disables the serial port and configures these pins as I/O port pins

bit 4 **CKP:** SCKx Release Control bit

#### In Slave mode:

1 = Releases clock

0 = Holds clock low (clock stretch); used to ensure data setup time

#### In Master mode:

Unused in this mode.

bit 3-0 **SSPM<3:0>:** Master Synchronous Serial Port Mode Select bits<sup>(2)</sup>

1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled

1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled

1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)

1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup>

1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 \* (SSPxADD + 1))

0111 = I<sup>2</sup>C Slave mode: 10-bit address

0110 = I<sup>2</sup>C Slave mode: 7-bit address

**Note 1:** When enabled, the SDAx and SCLx pins must be configured as inputs.

**2:** Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

**3:** When SSPM<3:0> = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.

**4:** This mode is only available when 7-Bit Address Masking mode is selected (MSSPMSK Configuration bit is '1').

# PIC18F87K90 FAMILY

## MOVSS Move Indexed to Indexed

**Syntax:** MOVSS [z<sub>s</sub>], [z<sub>d</sub>]

**Operands:** 0 ≤ z<sub>s</sub> ≤ 127  
0 ≤ z<sub>d</sub> ≤ 127

**Operation:** ((FSR2) + z<sub>s</sub>) → ((FSR2) + z<sub>d</sub>)

**Status Affected:** None

**Encoding:**

|      |      |      |                   |
|------|------|------|-------------------|
| 1110 | 1011 | 1zzz | zzzz <sub>s</sub> |
| 1111 | xxxx | xzzz | zzzz <sub>d</sub> |

**1st word (source)**

**2nd word (dest.)**

**Description** The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets, 'z<sub>s</sub>' or 'z<sub>d</sub>', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).

The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.

If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.

**Words:** 2

**Cycles:** 2

**Q Cycle Activity:**

| Q1     | Q2                    | Q3                    | Q4                |
|--------|-----------------------|-----------------------|-------------------|
| Decode | Determine source addr | Determine source addr | Read source reg   |
| Decode | Determine dest addr   | Determine dest addr   | Write to dest reg |

**Example:** MOVSS [05h], [06h]

**Before Instruction**

FSR2 = 80h

Contents of 85h = 33h

Contents of 86h = 11h

**After Instruction**

FSR2 = 80h

Contents of 85h = 33h

Contents of 86h = 33h

## PUSHL Store Literal at FSR2, Decrement FSR2

**Syntax:** PUSHL k

**Operands:** 0 ≤ k ≤ 255

**Operation:** k → (FSR2),  
FSR2 – 1 → FSR2

**Status Affected:** None

**Encoding:**

|      |      |      |      |
|------|------|------|------|
| 1110 | 1010 | kkkk | kkkk |
|------|------|------|------|

**Description:** The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation.

This instruction allows users to push values onto a software stack.

**Words:** 1

**Cycles:** 1

**Q Cycle Activity:**

| Q1     | Q2       | Q3           | Q4                   |
|--------|----------|--------------|----------------------|
| Decode | Read 'k' | Process data | Write to destination |

**Example:** PUSHL 08h

**Before Instruction**

FSR2H:FSR2L = 01ECh

Memory (01ECh) = 00h

**After Instruction**

FSR2H:FSR2L = 01EBh

Memory (01ECh) = 08h

# PIC18F87K90 FAMILY

## 31.3 DC Characteristics: PIC18F87K90 Family (Industrial/Extended)

| DC CHARACTERISTICS                                                      |                                      |                                                                                                                                                                                    | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended |                                                                                                                                                                                                   |                                                    |                                                                                                                                                                                                                    |
|-------------------------------------------------------------------------|--------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Param No.                                                               | Symbol                               | Characteristic                                                                                                                                                                     | Min                                                                                                                                                                                                                              | Max                                                                                                                                                                                               | Units                                              | Conditions                                                                                                                                                                                                         |
| D030<br>D031<br><br>D031A<br>D031B<br>D032<br>D033<br>D033A<br>D034     | V <sub>IL</sub>                      | <b>Input Low Voltage</b><br>All I/O Ports:<br>with TTL Buffer<br>with Schmitt Trigger Buffer<br>RC3, RC4<br>RD5, RD6<br>RC3, RC4<br>RD5, RD6<br><br>MCLR<br>OSC1<br>OSC1<br>SOSCI  | V <sub>SS</sub><br>—<br>V <sub>SS</sub><br>V <sub>SS</sub><br>V <sub>SS</sub><br>V <sub>SS</sub><br>V <sub>SS</sub><br>V <sub>SS</sub>                                                                                           | 0.15 V <sub>DD</sub><br>0.8<br>0.2 V <sub>DD</sub><br>1.5<br>0.3 V <sub>DD</sub><br>0.8<br>0.2 V <sub>DD</sub><br>0.2 V <sub>DD</sub><br>0.2 V <sub>DD</sub><br>0.3 V <sub>DD</sub>               | V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V     | V <sub>DD</sub> < 4.5V<br>4.5 ≤ V <sub>DD</sub> ≤ 5.5V<br>V <sub>DD</sub> < 4.5<br>4.5 ≤ V <sub>DD</sub> ≤ 5.5V<br>I <sup>2</sup> C™ enabled<br>SMBus enabled<br><br>LP, XT, HS, HSPLL modes<br>EC, ECPLL modes    |
| D040<br><br>D041<br><br>D041A<br>D041B<br>D042<br>D043<br>D043A<br>D044 | V <sub>IH</sub>                      | <b>Input High Voltage</b><br>I/O Ports:<br>with TTL Buffer<br><br>with Schmitt Trigger Buffer<br>RC3, RC4<br>RD5, RD6<br>RC3, RC4<br>RD5, RD6<br><br>MCLR<br>OSC1<br>OSC1<br>SOSCI | 0.25 V <sub>DD</sub><br>2.0<br>0.8 V <sub>DD</sub><br>0.7 V <sub>DD</sub><br>3V<br>0.7 V <sub>DD</sub><br>2.1<br>0.8 V <sub>DD</sub><br>0.7 V <sub>DD</sub><br>0.8 V <sub>DD</sub><br>0.7 V <sub>DD</sub>                        | V <sub>DD</sub><br>V <sub>DD</sub><br>V <sub>DD</sub><br>V <sub>DD</sub><br>5.5<br>V <sub>DD</sub><br>V <sub>DD</sub><br>V <sub>DD</sub><br>V <sub>DD</sub><br>V <sub>DD</sub><br>V <sub>DD</sub> | V<br><br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V<br>V | V <sub>DD</sub> < 4.5V<br>4.5 ≤ V <sub>DD</sub> ≤ 5.5V<br><br>V <sub>DD</sub> < 4.5<br>4.5 ≤ V <sub>DD</sub> ≤ 5.5V<br>I <sup>2</sup> C enabled<br>SMBus enabled<br><br>LP, XT, HS, HSPLL modes<br>EC, ECPLL modes |
| D060<br><br>D061<br>D063                                                | I <sub>IL</sub>                      | <b>Input Leakage Current<sup>(1)</sup></b><br>I/O Ports<br><br>MCLR<br>OSC1                                                                                                        | ±50<br>—<br>—                                                                                                                                                                                                                    | ±200<br>±5<br>±5                                                                                                                                                                                  | nA<br>μA<br>μA                                     | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at High-Impedance<br>V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub><br>V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub>                    |
| D070                                                                    | I <sub>PU</sub><br>I <sub>PURB</sub> | <b>Weak Pull-up Current</b><br>PORTB Weak Pull-up Current                                                                                                                          | 50                                                                                                                                                                                                                               | 400                                                                                                                                                                                               | μA                                                 | V <sub>DD</sub> = 3.3V, V <sub>PIN</sub> = V <sub>SS</sub>                                                                                                                                                         |

**Note 1:** Negative current is defined as current sourced by the pin.

# PIC18F87K90 FAMILY

**TABLE 31-25: A/D CONVERTER CHARACTERISTICS: PIC18F87K90 FAMILY  
(INDUSTRIAL/EXTENDED)**

| Param No. | Sym              | Characteristic                                       | Min             | Typ     | Max               | Units              | Conditions                                                    |
|-----------|------------------|------------------------------------------------------|-----------------|---------|-------------------|--------------------|---------------------------------------------------------------|
| A01       | NR               | Resolution                                           | —               | —       | 12                | bit                | $\Delta V_{REF} \geq 5.0V$                                    |
| A03       | EIL              | Integral Linearity Error                             | —               | $\pm 1$ | $\pm 6.0$         | LSB                | $\Delta V_{REF} = 5.0V$                                       |
| A04       | EDL              | Differential Linearity Error                         | —               | $\pm 1$ | $+3.0/-1.0$       | LSB                | $\Delta V_{REF} = 5.0V$                                       |
| A06       | EOFF             | Offset Error                                         | —               | $\pm 1$ | $\pm 9.0$         | LSB                | $\Delta V_{REF} = 5.0V$                                       |
| A07       | EGN              | Gain Error                                           | —               | $\pm 1$ | $\pm 8.0$         | LSB                | $\Delta V_{REF} = 5.0V$                                       |
| A10       | —                | Monotonicity <sup>(1)</sup>                          | —               | —       | —                 | —                  | $V_{SS} \leq V_{AIN} \leq V_{REF}$                            |
| A20       | $\Delta V_{REF}$ | Reference Voltage Range<br>( $V_{REFH} - V_{REFL}$ ) | 3               | —       | $V_{DD} - V_{SS}$ | V                  |                                                               |
| A21       | $V_{REFH}$       | Reference Voltage High                               | $V_{SS} + 3.0V$ | —       | $V_{DD} + 0.3V$   | V                  |                                                               |
| A22       | $V_{REFL}$       | Reference Voltage Low                                | $V_{SS} - 0.3V$ | —       | $V_{DD} - 3.0V$   | V                  |                                                               |
| A25       | $V_{AIN}$        | Analog Input Voltage                                 | $V_{REFL}$      | —       | $V_{REFH}$        | V                  |                                                               |
| A30       | $Z_{AIN}$        | Recommended<br>Impedance of Analog<br>Voltage Source | —               | —       | 2.5               | k $\Omega$         |                                                               |
| A50       | $I_{REF}$        | $V_{REF}$ Input Current <sup>(2)</sup>               | —<br>—          | —<br>—  | 5<br>150          | $\mu A$<br>$\mu A$ | During $V_{AIN}$ acquisition.<br>During A/D conversion cycle. |


**Note 1:** The A/D conversion result never decreases with an increase in the input voltage.

**Note 2:**  $V_{REFH}$  current is from the RA3/AN3/ $V_{REF+}$  pin or  $V_{DD}$ , whichever is selected as the  $V_{REFH}$  source.  $V_{REFL}$  current is from the RA2/AN2/ $V_{REF-}/V_{REF}$  pin or  $V_{SS}$ , whichever is selected as the  $V_{REFL}$  source.

# PIC18F87K90 FAMILY

## 80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packageing>



|                          |    | Units            | MILLIMETERS |          |      |
|--------------------------|----|------------------|-------------|----------|------|
|                          |    | Dimension Limits | MIN         | NOM      | MAX  |
| Contact Pitch            | E  |                  |             | 0.50 BSC |      |
| Contact Pad Spacing      | C1 |                  |             | 13.40    |      |
| Contact Pad Spacing      | C2 |                  |             | 13.40    |      |
| Contact Pad Width (X80)  | X1 |                  |             |          | 0.30 |
| Contact Pad Length (X80) | Y1 |                  |             |          | 1.50 |
| Distance Between Pads    | G  |                  | 0.20        |          |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

# PIC18F87K90 FAMILY

|                                                        |        |                                                   |     |
|--------------------------------------------------------|--------|---------------------------------------------------|-----|
| RC3/SCK1/SCL1/SEG17 .....                              | 17, 26 | POP .....                                         | 480 |
| RC4/SDI1/SDA1/SEG16 .....                              | 17, 26 | POR. See Power-on Reset.                          |     |
| RC5/SDO1/SEG12 .....                                   | 17, 26 | PORTA                                             |     |
| RC6/TX1/CK1/SEG27 .....                                | 17, 26 | Associated Registers .....                        | 159 |
| RC7/RX1/DT1/SEG28 .....                                | 17, 26 | LATA Register .....                               | 157 |
| RD0/SEG0/CTPLS .....                                   | 18, 27 | PORTA Register .....                              | 157 |
| RD1/SEG1/T5CKI/T7G .....                               | 18, 27 | TRISA Register .....                              | 157 |
| RD2/SEG2 .....                                         | 18, 27 | PORTB                                             |     |
| RD3/SEG3 .....                                         | 18, 27 | Associated Registers .....                        | 162 |
| RD4/SEG4/SDO2 .....                                    | 18, 27 | LATB Register .....                               | 160 |
| RD5/SEG5/SDI2/SDA2 .....                               | 18, 27 | PORTB Register .....                              | 160 |
| RD6/SEG6/SCK2/SCL2 .....                               | 18, 27 | RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) ..... | 160 |
| RD7/SEG7/SS2 .....                                     | 18, 27 | TRISB Register .....                              | 160 |
| RE0/LCDBIAS1/P2D .....                                 | 19, 28 | PORTC                                             |     |
| RE1/LCDBIAS2/P2C .....                                 | 19, 28 | Associated Registers .....                        | 165 |
| RE2/LCDBIAS3/P2B/CCP10 .....                           | 19, 28 | LATC Register .....                               | 163 |
| RE3/COM0/P3C/CCP9/REFO .....                           | 19, 28 | PORTC Register .....                              | 163 |
| RE4/COM1/P3B/CCP8 .....                                | 19, 28 | TRISC Register .....                              | 163 |
| RE5/COM2/P1C/CCP7 .....                                | 19, 28 | PORTD                                             |     |
| RE6/COM3/P1B/CCP6 .....                                | 19, 28 | Associated Registers .....                        | 168 |
| RE7/ECCP2/P2A/SEG31 .....                              | 28     | LATD Register .....                               | 166 |
| RE7/ECCP2/SEG31/P2A .....                              | 19     | PORTD Register .....                              | 166 |
| RF1/AN6/C2OUT/SEG19/CTDIN .....                        | 20, 29 | TRISD Register .....                              | 166 |
| RF2/AN7/C1OUT/SEG20 .....                              | 20     | PORTE                                             |     |
| RF2/AN7/C1OUT/SEG20/CTMUI .....                        | 29     | Associated Registers .....                        | 171 |
| RF3/AN8/SEG21/C2INB .....                              | 29     | LATE Register .....                               | 169 |
| RF3/AN8/SEG21/C2INB/CTMUI .....                        | 20     | Pins Available in Different LCD Drives .....      | 169 |
| RF4/AN9/SEG22/C2INA .....                              | 20, 29 | PORTE Register .....                              | 169 |
| RF5/AN10 .....                                         | 20     | TRISE Register .....                              | 169 |
| RF5/AN10/CVREF/SEG23/C1INB .....                       | 29     | PORTF                                             |     |
| RF6/AN11/SEG24/C1INA .....                             | 20, 29 | Associated Registers .....                        | 174 |
| RF7/AN5/SS1/SEG25 .....                                | 20, 29 | LATF Register .....                               | 172 |
| RG0/ECCP3/P3A .....                                    | 21, 30 | PORTF Register .....                              | 172 |
| RG1/TX2/CK2/AN19/C3OUT .....                           | 21, 30 | TRISF Register .....                              | 172 |
| RG2/RX2/DT2/AN18/C3INA .....                           | 21, 30 | PORTG                                             |     |
| RG3/CCP4/AN17/P3D/C3INB .....                          | 21, 30 | Associated Registers .....                        | 176 |
| RG4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D/<br>C3INC ..... | 21, 30 | LATG Register .....                               | 175 |
| RH0/SEG47/AN23 .....                                   | 31     | PORTG Register .....                              | 175 |
| RH1/SEG46/AN22 .....                                   | 31     | TRISG Register .....                              | 175 |
| RH2/SEG45/AN21 .....                                   | 31     | PORTH                                             |     |
| RH3/SEG44/AN20 .....                                   | 31     | Associated Registers .....                        | 179 |
| RH4/SEG40/CCP9/P3C/AN12/C2INC .....                    | 31     | LATH Register .....                               | 177 |
| RH5/SEG41/CCP8/P3B/AN13/C2IND .....                    | 31     | PORTH Register .....                              | 177 |
| RH6/SEG42/CCP7/P1C/AN14/C1INC .....                    | 31     | TRISH Register .....                              | 177 |
| RH7/SEG43/CCP6/P1B/AN15 .....                          | 32     | PORTJ                                             |     |
| RJ0 .....                                              | 33     | Associated Registers .....                        | 181 |
| RJ1/SEG33 .....                                        | 33     | LATJ Register .....                               | 180 |
| RJ2/SEG34 .....                                        | 33     | PORTJ Register .....                              | 180 |
| RJ3/SEG35 .....                                        | 33     | TRISJ Register .....                              | 180 |
| RJ4/SEG39 .....                                        | 33     | Power-Managed Modes .....                         | 53  |
| RJ5/SEG38 .....                                        | 33     | and PWM Operation .....                           | 271 |
| RJ6/SEG37 .....                                        | 33     | and SPI Operation .....                           | 311 |
| RJ7/SEG36 .....                                        | 33     | Clock Transitions and Status Indicators .....     | 54  |
| VDD .....                                              | 22, 33 | Entering .....                                    | 53  |
| VDDCORE/VCAP .....                                     | 22, 33 | Exiting Idle and Sleep Modes .....                | 65  |
| Vss .....                                              | 22, 33 | by Interrupt .....                                | 65  |
|                                                        |        | by Reset .....                                    | 65  |
|                                                        |        | by WDT Time-out .....                             | 65  |
|                                                        |        | Without an Oscillator Start-up Delay .....        | 65  |
| Pinout I/O Descriptions                                |        | Idle Modes .....                                  | 58  |
| PIC18F6XK90 .....                                      | 14     | PRI_IDLE .....                                    | 59  |
| PIC18F8XK90 .....                                      | 22     | RC_IDLE .....                                     | 60  |
| PIR5 Register                                          |        | SEC_IDLE .....                                    | 59  |
| TMR12IF Bit .....                                      | 138    |                                                   |     |
| PLL .....                                              | 48     |                                                   |     |
| HSPLL and ECPLL Oscillator Modes .....                 | 48     |                                                   |     |
| Use with HF-INTOSC .....                               | 49     |                                                   |     |