

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k90t-i-mrrsl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams – PIC18F8XK90



Din Nome	Pin Number	Pin	Buffer	Description			
Fill Name	QFN/TQFP	Туре	Туре	Description			
RE1/AN6/C2OUT/SEG19/	17			PORTF is a bidirectional I/O port.			
CTDIN RF1 AN6 C2OUT SEG19 CTDIN		I/O I O I	ST Analog — Analog ST	Digital I/O. Analog Input 6. Comparator 2 output. SEG19 output for LCD. CTMU pulse delay input.			
RF2/AN7/C1OUT/SEG20 RF2 AN7 C1OUT SEG20	16	I/O I O O	ST Analog — Analog	Digital I/O. Analog Input 7. Comparator 1 output. SEG20 output for LCD.			
RF3/AN8/SEG21/C2INB/ CTMUI RF3 AN8 SEG21 C2INB CTMUI	15	I/O I O I O	ST Analog Analog Analog —	Digital I/O. Analog Input 8. SEG21 output for LCD. Comparator 2 Input B. CTMU pulse generator charger for the C2INB comparator input.			
RF4/AN9/SEG22/C2INA RF4 AN9 SEG22 C2INA	14	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 9. SEG22 output for LCD Comparator 2 Input A.			
RF5/AN10/CVREF/ SEG23/C1INB RF5 AN10 CVREF SEG23 C1INB	13	I/O I O I	ST Analog Analog Analog Analog	Digital I/O. Analog Input 10. Comparator reference voltage output. SEG23 output for LCD. Comparator 1 Input B.			
RF6/AN11/SEG24/C1INA RF6 AN11 SEG24 C1INA	12	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 11. SEG24 output for LCD Comparator 1 Input A.			
RF7/AN5/SS1/SEG25 RF7 <u>AN5</u> SS1 SEG25	11	I/O O I O	ST AnalogT TL Analog	Digital I/O. Analog Input 5. SPI1 slave select input. SEG25 output for LCD.			
Legend: TTL = TTL c ST = Schm I = Input P = Powe I^2C^{TM} = I^2C/SI	Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD) $I^2 C^{TM} = I^2 C/SMBus$ II						

TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Din Nama	Pin Number	Pin	Buffer	Description			
Fill Name	TQFP	Туре	Туре	Description			
				PORTE is a bidirectional I/O port.			
RE0/LCDBIAS1/P2D RE0 LCDBIAS1 P2D	4	I/O I O	ST Analog —	Digital I/O. BIAS1 input for LCD. ECCP2 PWM Output D.			
RE1/LCDBIAS2/P2C RE1 LCDBIAS2 P2C	3	I/O I O	ST Analog —	Digital I/O. BIAS2 input for LCD. ECCP2 PWM Output C.			
RE2/LCDBIAS3/P2B/ CCP10 RE2 LCDBIAS3 P2B CCP10 ⁽³⁾	78	I/O I O I/O	ST Analog ST ST	Digital I/O. BIAS3 input for LCD. ECCP2 PWM Output B. Capture 10 input/Compare 10 output/PWM10 output.			
RE3/COM0/P3C/CCP9/ REFO RE3 COM0 P3C CCP9 ^(3,4) REFO	77	I/O O I/O O	ST Analog — S/T —	Digital I/O. COM0 output for LCD. ECCP3 PWM Output C. Capture 9 input/Compare 9 output/PWM9 output. Reference clock out.			
RE4/COM1/P3B/CCP8 RE4 COM1 P3B CCP8 ⁽⁴⁾	76	I/O O O I/O	ST Analog — ST	Digital I/O. COM1 output for LCD. ECCP4 PWM Output B. Capture 8 input/Compare 8 output/PWM8 output.			
RE5/COM2/P1C/CCP7 RE5 COM2 P1C CCP7 ⁽⁴⁾	75	I/O O O I/O	ST Analog — ST	Digital I/O. COM2 output for LCD. ECCP1 PWM Output C. Capture 7 input/Compare 7 output/PWM7 output.			
RE6/COM3/P1B/CCP6 RE6 COM3 P1B CCP6 ⁽⁴⁾	74	I/O O O I/O	ST Analog — ST	Digital I/O. COM3 output for LCD. ECCP1 PWM Output B. Capture 6 input/Compare 6 output/PWM6 output.			
RE7/ECCP2/P2A/SEG31 RE7 ECCP2 ⁽²⁾ P2A SEG31	73	I/O I/O O	ST ST — Analog	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM Output A. SEG31 output for LCD.			
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD) $l^2C^{TM} = l^2C/SMBus$ II							

TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

4: The CCP6, CCP7, CCP8 and CCP9 pin placement depends on the ECCPMX Configuration bit setting.

4.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode provides controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. To maintain software compatibility with future devices, it is recommended that SCS0 also be cleared, though its value is ignored. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC/MFIOSEL bit is set, the INTOSC output is enabled. The HFIOFS/MFIOFS bits become set, after the INTOSC output becomes stable after an interval of TIOBST (Parameter 38, Table 31-10). (For information on the HFIOFS/MFIOFS bits, see Table 4-3.)

Clocks to the peripherals continue while the INTOSC source stabilizes. The HFIOFS/MFIOFS bits will remain set if the IRCF bits were previously at a non-zero value or if INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the HFIOFS/MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD (Parameter 38, Table 31-10), following the wake event, the CPU begins executing code clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

4.5 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what this mode does not provide: the allocation of power resources to the CPU, processing with minimal power consumption from the peripherals.

PIC18F87K90 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- Peripheral Enable bit, generically named XXXEN Located in the respective module's main control register
- Peripheral Module Disable (PMD) bit, generically named XXXMD – Located in one of the PMDx Control registers (PMD0, PMD1, PMD2 or PMD3)

Disabling a module by clearing its XXXEN bit disables the module's functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as the second approach.

Most peripheral modules have an enable bit.

In contrast, setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral are also disabled, so writes to those registers have no effect and read values are invalid. Many peripheral modules have a corresponding PMD bit.

There are four PMD registers in the PIC18F87K90 family devices: PMD0, PMD1, PMD2 and PMD3. These registers have bits associated with each module for disabling or enabling a particular peripheral.

IADEE	- 0-2. 11									
Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
F24h	ANCON1	ANSEL15	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	1111 1111
F25h	ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0	1111 1111
F26h	_	_	—	_	_	_		_	—	—
F27h	ODCON3	U2OD	U10D	_	_	_	_	_	CTMUDS	000
F28h	ODCON2	CCP100D(3)	CCP90D ⁽³⁾	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD	0000 0000
F29H	ODCON1	SSP10D	CCP2OD	CCP10D	_	_	_	_	SSP2OD	0000
F2Ah	REFOCON	ROON	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	0-00 0000
F2Bh	CCPTMRS2	_	_	_	C10TSEL0	_	C9TSEL0	C8TSEL1	C8TSEL0	0 -000
F2Ch	CCPTMRS1	C7TSEL1	C7TSEL0	_	C6TSEL0	_	C5TSEL0	C4TSEL1	C4TSEL0	00-0 -000
F2Dh	CCPTMRS0	C3TSEL1	C3TSEL0	C2TSEL2	C2TSEL1	C2TSEL0	C1TSEL2	C1TSEL1	C1TSEL0	0000 0000
F2Eh	CM3CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	0001 1111
F2Fh	CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	0001 1111
F30h	T12CON	_	T12OUTPS3	T12OUTPS2	T12OUTPS1	T12OUTPS0	TMR12ON	T12CKPS1	T12CKPS0	-000 0000
F31h	PR12	Timer12 Peri	od Register							1111 1111
F32h	TMR12	TMR12 Regi	ster							0000 0000
F33h	T10CON ⁽³⁾	_	T10OUTPS3	T10OUTPS2	T10OUTPS1	T10OUTPS0	TMR100N	T10CKPS1	T10CKPS0	-000 0000
F34h	PR10	Timer10 Peri	od Register							1111 1111
F35h	TMR10	TMR10 Regi	ster							0000 0000
F36h	T8CON	_	T8OUTPS3	T8OUTPS2	T8OUTPS1	T8OUTPS0	TMR8ON	T8CKPS1	T8CKPS0	-000 0000
F37h	PR8	Timer8 Perio	d Register							1111 1111
F38h	TMR8	Timer8 Regis	ster							0000 0000
F39H	T6CON	_	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	-000 0000
F3Ah	PR6	Timer6 Perio	d Register							1111 1111
F3Bh	TMR6	Timer6 Regis	ster							0000 0000
F3Ch	T7GCON ⁽³⁾	TMR7GE	T7GPOL	T7GTM	T7GSPM	T7GGO/ T7DONE	T7GVAL	T7GSS1	T7GSS0	0000 0x00
F3Dh	T7CON ⁽³⁾	TMR7CS1	TMR7CS0	T7CKPS1	T7CKPS0	_	T7SYNC	RD16	TMR7ON	00x0 0x00
F3Eh	TMR7L ⁽³⁾	Timer7 Regis	ster Low Byte							xxxx xxxx
F3Fh	TMR7H ⁽³⁾	Timer7 Regis	ster High Byte							xxxx xxxx
F40h	CCP10CON(3)	_	_	DC10B1	DC10B0	CCP10M3	CCP10M2	CCP10M1	CCP10M0	00 0000
F41h	CCPR10L ⁽³⁾	Capture/Con	pare/PWM R	egister 10 Lov	v Byte					xxxx xxxx
F42h	CCPR10H(3)	Capture/Con	pare/PWM R	egister 10 Hig	h Byte					xxxx xxxx
F43h	CCP9CON ⁽³⁾		_	DC9B1	DC9B0	CCP9M3	CCP9M2	CCP9M1	CCP9M0	00 0000
F44h	CCPR9L ⁽³⁾	Capture/Con	npare/PWM R	egister 9 Low	Byte					XXXX XXXX
F45h	CCPR9H ⁽³⁾	Capture/Com	npare/PWM R	egister 9 High	Byte					XXXX XXXX
F46h	CCP8CON		_	DC8B1	DC8B0	CCP8M3	CCP8M2	CCP8M1	CCP8M0	00 0000
F47h	CCPR8L	Capture/Con	pare/PWM R	egister 8 Low	Byte					xxxx xxxx
F48h	CCPR8H	Capture/Con	pare/PWM R	egister 8 High	Byte					xxxx xxxx
F49h	CCP3CON	P3M1	P3M0	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	0000 0000
F4Ah	CCPR3L	Capture/Con	pare/PWM R	egister 3 Low	Byte					xxxx xxxx
F4Bh	CCPR3H	Capture/Con	pare/PWM R	egister 3 High	Byte					xxxx xxxx
F4Ch	ECCP3DEL	P3RSEN	P3DC6	P3DC5	P3DC4	P3DC3	P3DC2	P3DC1	P3DC0	0000 0000
F4Dh	ECCP3AS	ECCP3ASE	ECCP3AS2	ECCP3AS1	ECCP3AS0	PSS3AC1	PSS3AC0	PSS3BD1	PSS3BD0	0000 0000
F4Eh	CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000
F4Fh	CCPR2L	Capture/Con	npare/PWM R	egister 2 Low	Byte					xxxx xxxx

TABLE 6-2: PIC18F87K90 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in 64-pin devices (PIC18F6XK90).

3: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

6.3.5 STATUS REGISTER

The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS register then reads back as '000u uluu'.

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summaries in Table 29-2 and Table 29-3.

Note: The C and DC bits operate in subtraction, as borrow and digit borrow bits, respectively.

REGISTER 6-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	—	—	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾	
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown	
bit 7-5	Unimplemen	ted: Read as ')'					
bit 4	N: Negative b	bit						
	This bit is use (ALU MSB = 1 = Result wa 0 = Result wa	ed for signed ar 1). as negative as positive	ithmetic (2's co	omplement). It i	ndicates wheth	ner the result wa	as negative	
bit 3	OV: Overflow	bit						
	 This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 							
bit 2	Z: Zero bit							
	1 = The resul 0 = The resul	t of an arithmet t of an arithmet	ic or logic opei ic or logic opei	ration is zero ration is not zei	⁻ 0			
bit 1	DC: Digit Car	ry/Borrow bit ⁽¹⁾						
	For ADDWF,	ADDLW, SUBL	w and SUBWF i	nstructions:				
	1 = A carry-o 0 = No carry-	ut from the 4th out from the 4th	low-order bit o 1 low-order bit	f the result occ of the result	urred			
bit 0	C: Carry/Borr For ADDWF ,	ow bit ⁽²⁾ Addlw, Subl	w and SUBWF i	nstructions:				
	1 = A carry-o 0 = No carry-	ut from the Mos out from the Mo	et Significant bi	t of the result o bit of the result	occurred occurred			
Note 1:	For borrow, the poperand.	olarity is reverse	ed. A subtraction	on is executed	by adding the 2	's complement	of the second	
2:	For borrow, the poperand.	olarity is reverse	ed. A subtraction	on is executed	by adding the 2	's complement	of the second	

15.0 TIMER3/5/7 MODULES

The Timer3/5/7 timer/counter modules incorporate these features:

- Software-selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMRxH and TMRxL)
- Selectable clock source (internal or external) with device clock or SOSC oscillator internal options
- Interrupt-on-overflow
- · Module Reset on ECCP Special Event Trigger

Timer7 is unimplemented for devices with a program memory of 32 Kbytes (PIC18FX5K90).

Note: Throughout this section, generic references are used for register and bit names that are the same, except for an 'x' variable that indicates the item's association with the Timer3, Timer5 or Timer7 module. For example, the control register is named TxCON and refers to T3CON, T5CON and T7CON.

A simplified block diagram of the Timer3/5/7 module is shown in Figure 15-1.

The Timer3/5/7 module is controlled through the TxCON register (Register 15-1). It also selects the clock source options for the ECCP modules. (For more information, see **Section 19.1.1 "ECCP Module and Timer Resources"**.)

The Fosc clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.



15.5.5 TIMER3/5/7 GATE VALUE STATUS

When Timer3/5/7 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit (TxGCON<2>). The TxGVAL bit is valid even when the Timer3/5/7 gate is not enabled (TMRxGE bit is cleared).

15.5.6 TIMER3/5/7 GATE EVENT INTERRUPT

When the Timer3/5/7 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIRx register will be set. If the TMRxGIE bit in the PIEx register is set, then an interrupt will be recognized.

The TMRxGIF flag bit operates even when the Timer3/ 5/7 gate is not enabled (TMRxGE bit is cleared).

15.6 Timer3/5/7 Interrupt

The TMRx register pair (TMRxH:TMRxL) increments from 0000h to FFFFh and overflows to 0000h. The Timerx interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMRxIF. Table 15-3 gives each module's flag bit.

TABLE 15-3: TIMER3/5/7 INTERRUPT FLAG BITS

Timer Module	Flag Bit
3	PIR2<1>
5	PIR5<1>
7	PIR5<3>

This interrupt can be enabled or disabled by setting or clearing the TMRxIE bit, respectively. Table 15-4 gives each module's enable bit.

TABLE 15-4: TIMER3/5/7 INTERRUPT ENABLE BITS

Timer Module	Flag Bit
3	PIE2<1>
5	PIE5<1>
7	PIE5<3>

15.7 Resetting Timer3/5/7 Using the ECCP Special Event Trigger

If the ECCP modules are configured to use Timerx and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timerx. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled. (For more information, see **Section 19.3.4 "Special Event Trigger"**.)

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timerx.

If Timerx is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timerx coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

Note:	The Special Event Triggers from the							
	ECCPx module will only clear the TMR3							
	register's content, but not set the TMR3IF							
	interrupt flag bit (PIR1<0>).							

Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 19-2, Register 18-2 and Register 18-3.

19.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the ECCPx pin can be:

- Driven high
- Driven low
- Toggled (high-to-low or low-to-high)
- Unchanged (that is, reflecting the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set.

19.3.1 ECCP PIN CONFIGURATION

Users must configure the ECCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clea	ring the C	CPxCON re	gister wil	I force			
	the	ECCPx	compare	output	latch			
	(depending on device configuration) to the							
	default low level. This is not the PORTx							
	I/O c	lata latch.						

19.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the ECCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work reliably.

19.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the ECCPx pin is not affected; only the CCPxIF interrupt flag is affected.

19.3.4 SPECIAL EVENT TRIGGER

The ECCP module is equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM<3:0> = 1011).

The Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable Period register for either timer.

The Special Event Trigger can also start an A/D conversion. In order to do this, the A/D Converter must already be enabled.

FIGURE 19-2: COMPARE MODE OPERATION BLOCK DIAGRAM



19.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications, where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. For an illustration, see Figure 19-14. The lower seven bits of the associated ECCPxDEL register (Register 19-4) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).



FIGURE 19-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS



REGISTER 19-4: ECCPxDEL: ENHANCED PWM CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 PxRSEN: PWM Restart Enable bit

1 = Upon auto-shutdown, the ECCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon auto-shutdown, ECCPxASE must be cleared by software to restart the PWM

bit 6-0 **PxDC<6:0>:** PWM Delay Count bits

PxDCn = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it does transition active.

19.4.7 PULSE STEERING MODE

In Single Output mode, pulse steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can simultaneously be available on multiple pins.

Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STR<D:A> bits (PSTRxCON<3:0>), as provided in Table 19-3.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, the CCPxM<1:0> bits (CCPxCON<1:0>) select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to the PWM Steering mode, as described in **Section 19.4.4** "**Enhanced PWM Auto-shutdown mode**". An auto-shutdown event will only affect pins that have PWM outputs enabled.

21.4.3.2 Address Masking Modes

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which greatly expands the number of addresses Acknowledged.

The l^2C slave behaves the same way whether address masking is used or not. However, when address masking is used, the l^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking the SSPxBUF.

The PIC18F87K90 family of devices is capable of using two different Address Masking modes in I²C slave operation: 5-Bit Address Masking and 7-Bit Address Masking. The Masking mode is selected at device configuration using the MSSPMSK Configuration bit. The default device configuration is 7-Bit Address Masking.

Both Masking modes, in turn, support address masking of 7-bit and 10-bit addresses. The combination of Masking modes and addresses provide different ranges of Acknowledgable addresses for each combination.

While both Masking modes function in roughly the same manner, the way they use address masks are different.

21.4.3.3 5-Bit Address Masking Mode

As the name implies, 5-Bit Address Masking mode uses an address mask of up to 5 bits to create a range of addresses to be Acknowledged, using bits, 5 through 1, of the incoming address. This allows the module to Acknowledge up to 31 addresses when using 7-bit addressing, or 63 addresses with 10-bit addressing (see Example 21-2). This Masking mode is selected when the MSSPMSK Configuration bit is programmed ('0').

The address mask in this mode is stored in the SSPxCON2 register, which stops functioning as a control register in l^2C Slave mode (Register 21-6). In 7-Bit Address Masking mode, address mask bits, ADMSK<5:1> (SSPxCON2<5:1>), mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

In 10-Bit Address Masking mode, bits, ADMSK<5:2>, mask the corresponding address bits in the SSPxADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPxADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SPxADD<n> = x). Also note, that although in 10-Bit Address Masking mode, the upper address bits reuse part of the SSPxADD register bits. The address mask bits do not interact with those bits; they only affect the lower address bits.

- **Note 1:** ADMSK1 masks the two Least Significant bits of the address.
 - The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 21-2: ADDRESS MASKING EXAMPLES IN 5-BIT MASKING MODE

7-Bit Addressing:

SSPxADD<7:1>= A0h (1010000) (SSPxADD<0> is assumed to be '0')

```
ADMSK<5:1> = 00111
```

Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh

10-Bit Addressing:

SSPxADD<7:0> = A0h (10100000) (The two MSb of the address are ignored in this example, since they are not affected by masking)

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh









FIGURE 22-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



26.2 HLVD Setup

To set up the HLVD module:

- 1. Select the desired HLVD trip point by writing the value to the HLVDL<3:0> bits.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- If interrupts are desired, enable the HLVD interrupt by setting the HLVDIE and GIE bits (PIE2<2> and INTCON<7>, respectively).

An interrupt will not be generated until the IRVST bit is set.

Note: Before changing any module settings (VDIRMAG, HLVDL<3:0>), first disable the module (HLVDEN = 0), make the changes and re-enable the module. This prevents the generation of false HLVD events.

26.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and consume static current. The total current consumption, when enabled, is specified in electrical specification Parameter D022B (Table 31-10). Depending on the application, the HLVD module does not need to operate constantly. To reduce current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After such a check, the module could be disabled.

26.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification Parameter 37 (Section 31.0 "Electrical Characteristics"), may be used by other internal circuitry, such as the programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification Parameter 36 (Table 31-10).

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (see Figure 26-2 or Figure 26-3).





28.2.1 CONTROL REGISTER

Register 28-16 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT Enable Configuration bit, but only if the Configuration bit has disabled the WDT.

REGISTER 28-16: WDTCON: WATCHDOG TIMER CONTROL REGISTER

R/W-0	U-0	R-x	R/W-0	U-0	R/W-0	R/W-0	R/W-0
REGSLP	—	ULPLVL ⁽³⁾	SRETEN ⁽²⁾	_	ULPEN	ULPSINK ⁽³⁾	SWDTEN ⁽¹⁾
bit 7							bit 0

Legend:							
R = Readable bit		W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	REGSLP: Re 1 = Regulator	gulator Voltage Sleep Er goes into Low-Power m	nable bit ode when device's Sleep mo	de is enabled			
hit 6	0 = Regulator stays in normal mode when device's Sleep mode is activated						
bit 5	ULPLVL: Ultr 1 = Voltage of 0 = Voltage of	a Low-Power Wake-up (n RA0 > ~0.5V n RA0 < ~0.5V	Dutput bit ⁽³⁾				
bit 4	SRETEN: Reg 1 = If RETEN Low-Pow 0 = The regu controlled	gulator Voltage Sleep Di \overline{I} (CONFIG1L<0>) = 0 ar ver mode in Sleep Ilator is on when the d d by REGSLP	sable bit ⁽²⁾ nd the regulator is enabled, th evice's Sleep mode is enab	ne device goes into Ultra led and the Low-Power mode is			
bit 3	Unimplemen	ted: Read as '0'					
bit 2	ULPEN: Ultra 1 = Ultra Low 0 = Ultra Low	I Low-Power Wake-up (L /-Power Wake-up modul /-Power Wake-up modul	JLPWU) Module Enable bit e is enabled; ULPLVL bit indi e is disabled	cates a comparator output			
bit 1	ULPSINK: Ult 1 = Ultra Low 0 = Ultra Low	tra Low-Power Wake-up /-Power Wake-up curren /-Power Wake-up curren	Current Sink Enable bit ⁽³⁾ t sink is enabled t sink is disabled				
bit 0	SWDTEN: So 1 = Watchdog 0 = Watchdog	oftware Controlled Watch Timer is on Timer is off	dog Timer Enable bit ⁽¹⁾				
Note de Thi	- hit h			-			

- **Note 1:** This bit has no effect if the Configuration bits, WDTEN<1:0>, are enabled.
 - **2**: This bit is only available when ENVREG = 1 and $\overline{RETEN} = 0$.
 - **3:** This bit is not valid unless ULPEN = 1.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
RCON	IPEN	SBOREN	CM	RI	то	PD	POR	BOR	76
WDTCON	REGSLP	_	ULPLVL	SRETEN	_	ULPEN	ULPSINK	SWDTEN	76

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch E			0.50 BSC		
Optional Center Pad Width	W2			7.35	
Optional Center Pad Length	T2			7.35	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			0.85	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

RC3/SCK1/	SCL1/SEG1717	7, 2	6
RC4/SDI1/S	DA1/SEG1617	7, 2	6
RC5/SDO1/	SEG12 17	7, 2	6
RC6/TX1/CI	K1/SEG2717	7, 2	6
RC7/RX1/D	T1/SEG28 17	7, 2	6
RD0/SEG0/	CTPLS	3. 2	7
RD1/SEG1/	T5CKI/T7G	3.2	7
RD2/SEG2	18	3,2	7
RD3/SEG3	15	2,2	7
RD3/SEG3	SDO2 15), <u>~</u> 3、つ	7
	SDO2), ∠) າ	7
RD5/SEG5/), ∠) ∩	7
RD6/SEG6/	<u>SUR</u> 2/SUL2	5, Z	1
RD7/SEG7/	552	5, Z	1
RE0/LCDBI	AS1/P2D19	9, 2	8
RE1/LCDBI	AS2/P2C	9, 2	8
RE2/LCDBI	AS3/P2B/CCP10 19	9, 2	8
RE3/COM0/	/P3C/CCP9/REFO 19	9, 2	8
RE4/COM1/	/P3B/CCP8 19	9, 2	8
RE5/COM2/	/P1C/CCP7 19	9, 2	8
RE6/COM3/	/P1B/CCP6 19	9, 2	8
RE7/ECCP2	2/P2A/SEG31	. 2	8
RE7/ECCP2	2/SEG31/P2A	. 1	9
RF1/AN6/C	20UT/SEG19/CTDIN 20) 2	9
RE2/AN7/C	10UT/SEG20	2, 2	ñ
DE2/AN7/C		2	a
		2	0
		2	9
RF3/AN8/St		2	0
RF4/AN9/St	EG22/C2INA), 2	9
RF5/AN10		2	0
RF5/AN10/0	CVREF/SEG23/C1INB	2	9
RF6/AN11/S	<u>SE</u> G24/C1INA 20), 2	9
	S1/SEG25). 2	\sim
RF7/AN5/53		· ·	9
RF7/AN5/St RG0/ECCP	3/P3A2 ²	í, 3	9 0
RG0/ECCP3 RG1/TX2/Cl	3/P3A2' K2/AN19/C3OUT2'	l, 3 I, 3	9 0 0
RG1/TX2/Cl RG2/RX2/D	3/P3A	I, 3 I, 3 I, 3	9 0 0 0
RF7/AN5/S RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/	3/P3A	I, 3 I, 3 I, 3 I, 3	9 0 0 0
RF7/AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG20	3/P3A	I, 3 I, 3 I, 3 I, 3	9 0 0 0
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC	3/P3A	I, 3 I, 3 I, 3 I, 3 I, 3	9 0 0 0 0 0
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47	3/P3A	I, 3 I, 3 I, 3 I, 3 I, 3	9 0 0 0 0 0 1
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46	3/P3A	I, 3 I, 3 I, 3 I, 3 3	9 0 0 0 0 1 1
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH1/SEG46	3/P3A	I, 3 I, 3 I, 3 I, 3 I, 3 3	9 0 0 0 0 1 1 1
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG45 RH3/SEG44	3/P3A	I, 3 I, 3 I, 3 I, 3 I, 3 3 3	90000 01111
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH4/SEG40	3/P3A	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 3 3 3	90000 011111
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG45 RH3/SEG44 RH4/SEG40 RH5/SEG41	3/P3A	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 3 3 3 3	90000 0111111
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG45 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42	3/P3A	i, 3 I, 3 I, 3 I, 3 I, 3 I, 3 3 3 3 3	90000 01111111
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43	3/P3A	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 3 3 3 3	90000 01111112
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG20 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG45 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG43 RH7/SEG43 RL0	3/P3A	i, 3 I, 3 I, 3 I, 3 I, 3 I, 3 I, 3 I, 3 I	90000 011111122
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG45 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/ AN22 5/ AN21 4/AN20 J/CCP9/P3C/AN12/C2INC // CCP9/P3C/AN12/C2IND 2/ CCP7/P1C/AN14/C1INC 3/ CCP6/P1B/AN15	i, 3 I, 3 I, 3 I, 3 I, 3 I, 3 I, 3 I, 3 I	90000 01111111232
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ0	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23	i, 3 i, 3 i, 3 i, 3 3 3 3 3 3 3 3	90000 011111112332
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 2' 5/AN22 5/ AN22 5/ AN	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3	90000 0111111123333
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG46 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ3/SEG35	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 2' 5/AN21 2' 5/AN13/C2IND 2' 5/AN21 2' 5/AN13/C2IND 2' 5/AN21 2' 5/AN13/C2IND 2' 5/AN13/C2I	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3	90000 01111111233333
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG46 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ3/SEG35 RJ4/SEG39	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 2' 5/AN22 2' 5/AN21 2' 5/AN13/C2IND 2' 5/AN21 2' 5/AN13/C2IND 2' 5/AN21 2' 5/AN13/C2IND 2' 5/AN13/C2I	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3	90000 011111112333333
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/ AN22 5/AN21 2' C/AN21 2' D/CCP9/P3C/AN12/C2INC 2' D/CCP9/P3C/AN12/C2INC 2' D/CCP8/P3B/AN13/C2IND 2' CCP7/P1C/AN14/C1INC 3' CCP6/P1B/AN15	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3	90000 0111111123333333
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/ 6/AN22 5/AN21 2/ C2P9/P3C/AN12/C2INC 2/ CCP9/P3C/AN12/C2INC 2/ CCP9/P3B/AN13/C2IND 2/ CCP9/P1B/AN15 2/ CCP6/P1B/AN15 2/ C	i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3 i, 3	90000 01111111233333333
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/AN22 5/AN21 4/AN20 D/CCP9/P3C/AN12/C2INC D/CCP9/P3C/AN12/C2INC D/CCP9/P3B/AN13/C2IND 2/CCP7/P1C/AN14/C1INC B/CCP6/P1B/AN15	, 3 , 3 , 3 , 3 , 3 , 3 , 3 , 3	90000 0111111123333333333
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36 VDD	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/ 6/AN22 5/AN21 2/ C2P9/P3C/AN12/C2INC 2/ CCP9/P3C/AN12/C2INC 2/ CCP7/P1C/AN14/C1INC 2/ CCP6/P1B/AN15 2/ C	, 3 , 3 , 3 , 3 , 3 , 3 , 3 , 3	90000 011111112333333333333333333333333333333
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG42 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36 VDD	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' S/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 S/AN22 5/AN21 4/AN20 D/CCP9/P3C/AN12/C2INC D/CCP9/P3C/AN12/C2IND 2/CCP7/P1C/AN14/C1INC B/CCP6/P1B/AN15 CCP6/P1B/AN15 2/CAP. 22	i, 3 i, 3 i	90000 011111112333333333333333
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG46 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG33 RJ7/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36 VDD	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' S/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 S/AN22 5/AN21 4/AN20 D/CCP9/P3C/AN12/C2INC D/CCP9/P3C/AN12/C2IND 2/CCP7/P1C/AN14/C1INC B/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CCP6/P1B/AN15 2/CAP	i, 3 i, 3 i	90000 011111111233333333333333333333333333333
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG40 RH2/SEG40 RH2/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36 VDD VDDCORE/V0 VSS Pinout I/O Descri	3/P3A	i, 3 i, 3 i	90000 01111111233333333333333
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG46 RH2/SEG41 RH6/SEG42 RH5/SEG41 RH6/SEG42 RH7/SEG33 RJ3/SEG35 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36 VDD VDDCORE/V0 VSS Pinout I/O Descri PIC18F6XK	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/ AN22 5/ AN21 4/ AN20 2/ CCP9/P3C/AN12/C2INC 2/ CCP9/P3C/AN12/C2IND 2/ CCP7/P1C/AN14/C1INC 2/ CCP7/P1C/AN14/C1INC 2/ CCP6/P1B/AN15 2/ CCP6/P1B/AN15 2/ CAP 2	i, 3 i, 3 i	90000 011111112333333333333 3333 4
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG46 RH2/SEG46 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36 VDD VDDCORE/V0 VSS Pinout I/O Descri PIC18F6XK PIC18F6XK	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/ AN22 5/ AN21 4/ AN20 0/ CCP9/P3C/AN12/C2INC // CCP8/P3B/AN13/C2IND 2/ CCP7/P1C/AN14/C1INC 3/ CCP6/P1B/AN15 3/ CCP6/P1B/AN15 2/ CAP 22 CAP 22 ptions 90 90	i, 3 i, 1 i, 2 i, 3 i, 1 i, 1 i	90000 011111112333333333333 42
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG46 RH3/SEG44 RH3/SEG44 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG38 RJ7/SEG38 RJ6/SEG37 RJ7/SEG38 RJ7/SFC7/SFC7/SFC7/SFC7/SFC7/SFC7/SFC7/SFC	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23 5/ AN22 5/ AN21 4/ AN20 0/ CCP9/P3C/AN12/C2INC // CCP8/P3B/AN13/C2IND 2/ CCP7/P1C/AN14/C1INC 3/ CCP6/P1B/AN15 3/ CCP6/P1B/AN15 2/ CAP 22 CAP 22 ptions 90 90	i, 3 i, 1 i, 1 i	90000 0111111123333333333333 42
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG47 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG33 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG38 RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23	i, 3 i, 1 i, 1 i	90000 011111112333333333333 42 8
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG47 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG33 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG38 RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7/SF RJ7	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23	i, 3 i, 4 i, 4 i	90000 011111112333333333333 42 88
RF //AN5/S3 RG0/ECCP3 RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG20 RH0/SEG47 RH1/SEG40 RH2/SEG47 RH1/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ3/SEG38 RJ6/SEG37 RJ7/SEG38 RJ7/SFR7/SFR7/SFR7/SFR7/SFR7/SFR7/SFR7/SFR	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23	i, 3 i, 4 i, 4 i	90000 011111112333333333333 42 888
RF //AN5/S3 RG0/ECCP3/ RG1/TX2/Cl RG2/RX2/D RG3/CCP4/ RG4/SEG26 C3INC RH0/SEG47 RH1/SEG46 RH2/SEG46 RH3/SEG44 RH4/SEG40 RH5/SEG41 RH6/SEG42 RH7/SEG43 RJ0 RJ1/SEG33 RJ2/SEG34 RJ3/SEG35 RJ4/SEG39 RJ5/SEG38 RJ6/SEG37 RJ7/SEG36 VDD Pinout I/O Descri PIC18F6XK PIC18F6XK PIC18F8XK PIR5 Register TMR12IF Bi PLL HSPLL and Use with HF	3/P3A 2' K2/AN19/C3OUT 2' T2/AN18/C3INA 2' AN17/P3D/C3INB 2' 5/RTCC/T7CKI/T5G/CCP5/AN16/P1D/ 2' 7/AN23	i, 3 i, 4 i, 4 i	90000 011111112333333333333 42 8889

	100
FOF	400
PORTA	450
	109
	157
PORTA Register	157
TRISA Register	157
PORTB	
Associated Registers	162
LATB Register	160
PORTB Register	160
RB7 RB4 Interrupt-on-Change Flag (RBIF Bit)	160
TRISB Register	160
PORTC	100
Associated Registers	165
ASSociated Registers	100
	103
PORIC Register	163
TRISC Register	163
PORTD	
Associated Registers	168
LATD Register	166
PORTD Register	166
TRISD Register	166
	100
Associated Registers	171
LATE Degister	160
LATE Register	109
Pins Available in Different LCD Drives	169
PORIE Register	169
TRISE Register	169
PORTF	
Associated Registers	174
LATF Register	172
PORTE Register	172
TRISE Register	172
	172
	470
	170
LAIG Register	175
PORTG Register	175
TRISG Register	175
PORTH	
Associated Registers	179
LATH Register	177
PORTH Register	177
TRISH Register	177
Associated Registers	181
	101
	100
PORIJ Register	180
I RISJ Register	180
Power-Managed Modes	53
and PWM Operation	271
and SPI Operation	311
Clock Transitions and Status Indicators	. 54
Entering	53
Exiting Idle and Sleen Modes	65
by Interrunt	65
by Report	. 00 65
	. 05
by WDT Time-out	. 65
Without an Oscillator Start-up Delay	. 65
Idle Modes	. 58
PRI_IDLE	. 59
RC_IDLE	. 60
SEC_IDLE	. 59

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support