

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active			
Core Processor	PIC			
Core Size	8-Bit			
Speed	64MHz			
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART			
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT			
Number of I/O	53			
Program Memory Size	64KB (32K x 16)			
Program Memory Type	FLASH			
EEPROM Size	1K x 8			
RAM Size	4K x 8			
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V			
Data Converters	A/D 16x12b			
Oscillator Type	Internal			
Operating Temperature	-40°C ~ 85°C (TA)			
Mounting Type	Surface Mount			
Package / Case	64-TQFP			
Supplier Device Package	64-TQFP (10x10)			
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k90t-i-ptrsl			

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 6.1.3.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 6-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero.

The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

What happens when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (For a description of the device Configuration bits, see Section 28.1 "Configuration Bits" .) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an						
	underflow has the effect of vectoring the						
	program to the Reset vector, where the						
	stack conditions can be verified and						
	appropriate actions can be taken. This is						
	not the same as a Reset, as the contents						
	of the SFRs are not affected.						

## 6.1.3.3 PUSHand POPInstructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSHinstruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

## REGISTER 6-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	11-0	R/M-0	R/M-0	R/M-0	R/M-0	R/M-0			
		0-0	SD/	SD3	SD2	SD1	SP0			
SIKFUL	STRUNE /	—	364	353	352	361	350			
bit 7							bit 0			
Legend: C = Clearable bit										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 7	STKFUL: Stack Full Flag bit <sup>(1)</sup>									
	1 = Stack became full or overflowed									
	0 = Stack has not become full or overflowed									
bit 6	STKUNF: Sta	ck Underflow F	lag bit <sup>(1)</sup>							
	1 = Stack underflow occurred									
	0 = Stack underflow did not occur									
bit 5	Unimplemented: Read as '0'									
hit 4 0	SD - 1:0x · Sto	ok Dointor Loog	tion hito							
Dit 4-0	JF <4.U>. 318									

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

# PIC18F87K90 FAMILY



## PIC18F87K90 FAMILY



#### 23.2.2 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is where the 12-bit A/D result and extended sign bits (ADSGN) are loaded at the completion of a conversion. This register pair is 16 bits wide. The A/D module gives the flexibility of left or right justifying the 12-bit result in the 16-Bit Result register. The A/D Format Select bit (ADFM) controls this justification.

Figure 23-3 shows the operation of the A/D result justification and location of the sign bit (ADSGN). The extended sign bits allow for easier 16-bit math to be

FIGURE 23-3: A/D RESULT JUSTIFICATION

12-Bit Result **Right Justified** Left Justified ADFM = 1ADFM = 0ADRESH ADRESH ADRESL ADRESL ADSGN bit Result bits Two's Complement Example Results Number Line Left Justified **Right Justified** Hex Decimal Hex Decimal 0xFFF0 4095 0x0FFF 4095 0xFFE0 4094 0x0FFE 4094 . . . . . . . . . 0x0020 2 0x0002 2 0x0010 1 0x0001 1 0x0000 0 0x0000 0 0xFFFF -1 0xFFFF -1 0xFFEF -2 0xFFFE -2 . . . . . . . . . . . . 0x001F -4095 0xF001 -4095 0x000F -4096 0xF000 -4096

performed on the result. The results are represented as a two's compliment binary value. This means that when sign bits and magnitude bits are considered together in right justification, the ADRESH and ADRESL can be read as a single signed integer value.

When the A/D Converter is disabled, these 8-bit registers can be used as two general purpose registers.