



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuils	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f67k90-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pin Number	Pin	Buffer	Description
Fininane	TQFP	Туре	Туре	Description
				PORTG is a bidirectional I/O port.
RG0/ECCP3/P3A RG0 ECCP3 P3A	5	I/O I/O O	ST ST	Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM Output A.
RG1/TX2/CK2/AN19/ C3OUT RG1 TX2 CK2 AN19 C3OUT	6	I/O O I/O I O	ST — ST Analog —	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX2/DT2). Analog Input 19. Comparator 3 output.
RG2/RX2/DT2/AN18/ C3INA RG2 RX2 DT2 AN18 C3INA	7	I/O I I/O I	ST ST ST Analog Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX2/CK2). Analog Input 18. Comparator 3 Input A.
RG3/CCP4/AN17/P3D/ C3INB RG3 CCP4 AN17 P3D C3INB	8	I/O I/O I O I	ST ST Analog — Analog	Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. Analog Input 17. ECCP3 PWM Output D. Comparator 3 Input B.
RG4/SEG26/RTCC/ T7CKI/T5G/CCP5/AN16/ P1D/C3INC RG4 SEG26 RTCC T7CKI ⁽³⁾ T5G CCP5 AN16 P1D C3INC	10	I/O O I I/O I O I	ST Analog ST ST Analog Analog Analog	Digital I/O. SEG26 output for LCD. RTCC output. Timer7 clock input. Timer5 external clock gate input. Capture 5 input/Compare 5 output/PWM5 output. Analog Input 16. ECCP1 PWM Output D. Comparator 3 Input C.
RG5	9			See the MCLR/RG5 pin.
Legend: TTL = TTL co	ompatible input t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output

TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

4: The CCP6, CCP7, CCP8 and CCP9 pin placement depends on the ECCPMX Configuration bit setting.

TABLE J-Z.											
Register	Applicable Devices		Applicable Devices Power-on Reset, Brown-out Reset		MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt					
SSP2CON2	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu						
LCDREF	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu						
LCDRL	PIC18F6XK90	PIC18F8XK90	0000 -000	0000 -000	uuuu -uuu						
LCDSE5	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu						
LCDSE4	PIC18F6XK90	PIC18F8XK90	0	u	u						
LCDSE4	PIC18F6XK90	PIC18F8XK90	0000 0000	սսսս սսսս	uuuu uuuu						
LCDSE3	PIC18F6XK90	PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu						
LCDSE2	PIC18F6XK90	PIC18F8XK90	0000 0000	սսսս սսսս	սսսս սսսս						
LCDSE1	PIC18F6XK90	PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu						
LCDSE0	PIC18F6XK90	PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu						
LCDPS	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu						
LCDCON	PIC18F6XK90	PIC18F8XK90	000- 0000	000- 0000	uuu- uuuu						

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

NOTES:

REGISTER 10-11: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
OSCFIE		SSP2IE	BCL2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE							
bit 7		•					bit 0							
Legend:														
R = Readable	e bit	W = Writable			nented bit, read	d as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown							
bit 7	OSCFIE: Osc 1 = Enabled 0 = Disabled	illator Fail Inter	rupt Enable bi	t										
bit 6		nimplemented: Read as '0'												
bit 5	1 = Enables	SSP2IE: Master Synchronous Serial Port 2 Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt												
bit 4	1 = Enables	Collision Interr the bus collision the bus collision	n interrupt											
bit 3	BCL1IE: Bus 1 = Enabled 0 = Disabled	Collision Interr	upt Enable bit											
bit 2	HLVDIE: High 1 = Enabled 0 = Disabled	n/Low-Voltage [Detect Interrup	t Enable bit										
bit 1	TMR3IE: TMF 1 = Enabled 0 = Disabled	R3 Overflow Int	errupt Enable	bit										
bit 0	TMR3GIE: Tin 1 = Enabled 0 = Disabled	mer3 Gate Inte	rrupt Enable b	it										

REGISTER 10-18: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

R/W-1	R/W-1	R-1	R-1	R/W-1	R/W-1	R/W-1	R/W-1						
TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP						
bit 7							bit (
Legend:													
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown						
bit 7	TMR5GIP: T	ïmer5 Gate inte	rrupt Priority b	it									
	1 = High priority												
	0 = Low priority												
bit 6		LCDIP: LCD Interrupt Priority bit (valid when the Type-B waveform with Non-Static mode is selected)											
	1 = High priority 0 = Low priority												
bit 5	•	•	riority Elog bit										
DIL 5	RC2IP: AUSART Receive Priority Flag bit 1 = High priority												
	0 = Low price												
bit 4	•	ART Transmit Ir	terrupt Priority	/ bit									
	1 = High priority												
	0 = Low price	prity											
bit 3	CTMUIP: CT	MU Interrupt Pr	iority bit										
	1 = High pri	•											
	0 = Low price	-											
bit		CP2 Interrupt P	riority bit										
	1 = High pri 0 = Low pric												
bit	•	CP1 Interrupt P	riarity bit										
DIL	1 = High pri	•	nonity bit										
	0 = Low price												
bit 0		CC Interrupt Pri	oritv bit										
-	1 = High pri												
	0 = Low price	•											

REGISTER 10-19: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
CCP10IP ⁽¹⁾	CCP9IP ⁽¹⁾	CCP8IP	CCP7IP	CCP6IP	CCP5IP	CCP4IP	CCP3IP
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 CCP10IP:CCP3IP: CCP<10:3> Interrupt Priority bits⁽¹⁾

- 1 = High priority
- 0 = Low priority

Note 1: CCP10IP and CCP9IP are unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

TABLE 11-16:	PORTH FUNCTIONS
--------------	-----------------

Pin Name	Function	TRIS Setting	I/O	I/О Туре	Description			
RH0/SEG47/	RH0	0	0	DIG	LATH<0> data output.			
AN23		1	Ι	ST	PORTH<0> data input.			
	SEG47	1	0	ANA	LCD Segment 47 output; disables all other pin functions.			
	AN23	1	Ι	ANA	A/D Input Channel 23. Default input configuration on POR; does not affect digital input.			
RH1/SEG46/	RH1	0	0	DIG	LATH<1> data output.			
AN22		1	Ι	ST	PORTH<1> data input.			
	SEG46	1	0	ANA	LCD Segment 46 output; disables all other pin functions.			
AN22 AN22 RH2/SEG45/ AN21 RH2	1	Ι	ANA	A/D Input Channel 22. Default input configuration on POR; does not affect digital input.				
RH2/SEG45/	RH2	0	0	DIG	LATH<2> data output.			
AN21		1	Ι	ST	PORTH<2> data input.			
	SEG45	1	0	ANA	LCD Segment 45 output; disables all other pin functions.			
	AN21	1	l	ANA	A/D Input Channel 21. Default input configuration on POR; does not affect digital input.			
RH3/SEG44/ RH3 0 O DIG LATH<3> data output.					LATH<3> data output.			
		1	Ι	ST	PORTH<3> data input.			
	SEG44	1	0	ANA	LCD Segment 44 output; disables all other pin functions.			
AN20 1 I ANA			Ι	ANA	A/D Input Channel 20. Default input configuration on POR; does not affect digital input.			
RH4/SEG40/	RH4	0	0	DIG	LATH<4> data output.			
CCP9/P3C/		1	1	ST	PORTH<4> data input.			
AN12/C2INC	SEG40	1	0	ANA	LCD Segment 40 output; disables all other pin functions.			
	CCP9	0	0	DIG	CCP9 compare/PWM output; takes priority over port data.			
		1	I	ST	CCP9 capture input.			
	VSEG47/ 3 RH0 0 O DIG LATH<0> data output. 3 1 1 1 ST PORTH<0> data input. 3 AN23 1 1 ANA LCD Segment 47 output; dis affect digital input. /SEG46/ 2 RH1 0 O DIG LATH<1> data output. 2 SEG46 1 O ANA LCD Segment 47 output; dis affect digital input. 2 I I ST PORTH<1> data input. 2 SEG46 1 O ANA LCD Segment 46 output; dis affect digital input. 2 1 I ST PORTH<2> data input. 2 1 1 ST PORTH<2> data output. 3 1 1 ST PORTH<2> data input. 3 1 0	ECCP3 PWM Output C. May be configured for tri-state during Enhanced PWM.						
	AN12	1	Ι	ANA	A/D Input Channel 12. Default input configuration on POR; does not affect digital input.			
	C2INC	x	Ι	ANA	Comparator 2 Input C.			
CCP9 0 O DIG CCP9 compare/PWM output; takes priority over port dat 1 I ST CCP9 capture input. P3C 0 O — ECCP3 PWM Output C. May be configured for tri-state of Enhanced PWM. AN12 1 I ANA A/D Input Channel 12. Default input configuration on PO affect digital input. C2INC x I ANA Comparator 2 Input C. RH5/SEG41/ RH5 0 O DIG LATH<5> data output.			LATH<5> data output.					
CCP8/P3B/		1	-	ST	PORTH<5> data input.			
AN13/C2IND	SEG41	1	0	ANA	LCD Segment 41 output; disables all other pin functions.			
	CCP8	0	0	DIG	CCP8 compare/PWM output; takes priority over port data.			
		1	I	ST	CCP8 capture input.			
	P3B	0	0	—	ECCP3 PWM Output B. May be configured for tri-state during Enhanced PWM.			
	AN13	1	I	ANA	A/D Input Channel 13. Default input configuration on POR; does not affect digital input.			
	C2IND	x	I	ANA	Comparator 2 Input D.			

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

NOTES:

21.4.3.2 Address Masking Modes

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which greatly expands the number of addresses Acknowledged.

The l^2C slave behaves the same way whether address masking is used or not. However, when address masking is used, the l^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking the SSPxBUF.

The PIC18F87K90 family of devices is capable of using two different Address Masking modes in I²C slave operation: 5-Bit Address Masking and 7-Bit Address Masking. The Masking mode is selected at device configuration using the MSSPMSK Configuration bit. The default device configuration is 7-Bit Address Masking.

Both Masking modes, in turn, support address masking of 7-bit and 10-bit addresses. The combination of Masking modes and addresses provide different ranges of Acknowledgable addresses for each combination.

While both Masking modes function in roughly the same manner, the way they use address masks are different.

21.4.3.3 5-Bit Address Masking Mode

As the name implies, 5-Bit Address Masking mode uses an address mask of up to 5 bits to create a range of addresses to be Acknowledged, using bits, 5 through 1, of the incoming address. This allows the module to Acknowledge up to 31 addresses when using 7-bit addressing, or 63 addresses with 10-bit addressing (see Example 21-2). This Masking mode is selected when the MSSPMSK Configuration bit is programmed ('0').

The address mask in this mode is stored in the SSPxCON2 register, which stops functioning as a control register in l^2C Slave mode (Register 21-6). In 7-Bit Address Masking mode, address mask bits, ADMSK<5:1> (SSPxCON2<5:1>), mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

In 10-Bit Address Masking mode, bits, ADMSK<5:2>, mask the corresponding address bits in the SSPxADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPxADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SPxADD<n> = x). Also note, that although in 10-Bit Address Masking mode, the upper address bits reuse part of the SSPxADD register bits. The address mask bits do not interact with those bits; they only affect the lower address bits.

- **Note 1:** ADMSK1 masks the two Least Significant bits of the address.
 - The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 21-2: ADDRESS MASKING EXAMPLES IN 5-BIT MASKING MODE

7-Bit Addressing:

SSPxADD<7:1>= A0h (1010000) (SSPxADD<0> is assumed to be '0')

```
ADMSK<5:1> = 00111
```

Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh

10-Bit Addressing:

SSPxADD<7:0> = A0h (10100000) (The two MSb of the address are ignored in this example, since they are not affected by masking)

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh

(RECEPTION, 7-BIT ADDRESS) SSPOV is set because SSPxBUF is still full. ACK is not sent. Bus master terminates transfer ٩ ACK ົ໑ 8 8 5 D2 D6 X D5 X D4 X D3 > Receiving Data 6 ACK (DO) In this example, an address equal to A7.A6.A5.X.A3.X.X will be Acknowledged and cause an interrupt. D2 X D1 $D5 \setminus D4 \setminus D3 \setminus$ Receiving Data Cleared in software SSPxBUF is read D6 X x = Don't care (i.e., address bit can either be a '1' or a '0'). ACK R/W = 0 (CKP does not reset to '0' when SEN = 0) A5 X X X A3) Receiving Addre A6 SSPxIF (PIR1<3> or PIR3<7>) SSPOV (SSPxCON1<6>) A7 CKP (SSPxCON<4>) BF (SSPxSTAT<0>) S ÷ ∺ SDAX Note SCLX

I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011

FIGURE 21-9:


		SYNC = 0, BRGH = 0, BRG16 = 1													
BAUD RATE	FOSC = 40.000 MHZ) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665			
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415			
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207			
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51			
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25			
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8			
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	—	—			

TABLE 22-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)					
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207					
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51					
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25					
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_					
19.2	19.231	0.16	12	—	_	_	—	_	_					
57.6	62.500	8.51	3	—	_	_	—	_	_					
115.2	125.000	8.51	1	_	_	—	_	_	_					

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1													
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665			
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665			
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832			
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207			
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103			
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34			
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16			

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1								
BAUD RATE	Fosc = 4.000 MHz			Fosc = 2.000 MHz			Fosc = 1.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12
57.6	58.824	2.12	16	55.555	3.55	8	—	_	—
115.2	111.111	-3.55	8	—	_	—	—	_	—



R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0				
bit 7							bit				
Lovende											
Legend: R = Reada	hla hit		L 14		anted bit rea	d aa (0)					
		W = Writable bit		U = Unimplemented bit, rea							
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN				
bit 7	CON: Compa	arator Enable b	it								
	1 = Compara										
	0 = Compara	tor is disabled									
bit 6	COE: Compa	rator Output E	nable bit								
	1 = Comparator output is present on the CxOUT pin										
	0 = Compara	tor output is inf	ernal only								
bit 5	CPOL: Comparator Output Polarity Select bit										
	1 = Comparator output is inverted										
	0 = Compara	tor output is no	t inverted								
bit 4-3		EVPOL<1:0>: Interrupt Polarity Select bits									
		11 = Interrupt generation on any change of the output ⁽¹⁾									
		 10 = Interrupt generation only on high-to-low transition of the output 01 = Interrupt generation only on low-to-high transition of the output 									
		01 = Interrupt generation only on low-to-high transition of the output $00 = $ Interrupt generation is disabled									
bit 2	CREF: Comp	arator Referen	ce Select bit (r	on-inverting inp	out)						
				ernal CVREF vol							
	0 = Non-invei	rting input conr	ects to the CxI	INA pin	•						
bit 1-0	CCH<1:0>: C	Comparator Ch	annel Select bi	ts							
	11 = Inverting input of the comparator connects to VBG										
				nects to the C2I		pin ^(2,3)					
			•	nects to the CxI nects to the CxI	•						
					no hin						
	The CMPxIF bit is after the initial co		set any time th	is mode is sele	cted and mus	t be cleared by t	he application				
	Comparators, 1 a	•	IB as an input	to the inverting	terminal; Con	parator 2 uses	C2IND.				
	-			for 64 nin dovio		-					


REGISTER 24-1: CMxCON: COMPARATOR CONTROL x REGISTER

3: C1INC, C2INC and C2IND are all unavailable for 64-pin devices (PIC18F6XK90).

24.2 Comparator Operation

A single comparator is shown in Figure 24-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input, VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input, VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator, in Figure 24-2, represent the uncertainty due to input offsets and response time.

FIGURE 24-2: SINGLE COMPARATOR



24.3 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response to a comparator input change. Otherwise, the maximum delay of the comparators should be used (see **Section 31.0 "Electrical Characteristics"**).

24.4 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 24-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSs. The analog input, therefore, must be between VSs and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.





FIGURE 24-3: COMPARATOR ANALOG INPUT MODEL

The CTMU current source may be trimmed with the trim bits in CTMUICON using an iterative process to get the exact current desired. Alternatively, the nominal value without adjustment may be used. That value may be stored by software for use in all subsequent capacitive or time measurements.

To calculate the value for $\ensuremath{\mathrm{RCAL}}$, the nominal current must be chosen. Then, the resistance can be calculated.

For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale (or 2.31V) as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55 μ A, the resistor value needed is calculated as, RCAL = 2.31V/0.55 μ A, for a value of 4.2 MΩ. Similarly, if the current source is chosen to be 5.5 μ A, RCAL would be 420,000Ω, and 42,000Ω if the current source is set to 55 μ A.

FIGURE 27-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT



A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter was in a range that is well above the noise floor. If an exact current is chosen to incorporate the trimming bits from CTMUICON, the resistor value of RCAL may need to be adjusted accordingly. RCAL may also be adjusted to allow for available resistor values. RCAL should be of the highest precision available, in light of the precision needed for the circuit that the CTMU will be measuring. A recommended minimum would be 0.1% tolerance.

The following examples show a typical method for performing a CTMU current calibration.

• Example 27-1 demonstrates how to initialize the A/D Converter and the CTMU.

This routine is typical for applications using both modules.

• Example 27-2 demonstrates one method for the actual calibration routine.

This method manually triggers the A/D Converter to demonstrate the entire step-wise process. It is also possible to automatically trigger the conversion by setting the CTMU's CTTRIG bit (CTMUCONH<0>).

XORWF	Exclusive	Exclusive OR W with f						
Syntax:	XORWF	f {,d {,a}}						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$							
Operation:	(W) .XOR. ((W) .XOR. (f) \rightarrow dest						
Status Affected:	N, Z							
Encoding:	0001	10da	ffff	ffff				
Description:		f 'd' is '0' s '1', the r	, the res	of W with sult is stored stored back				
	,	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.						
	If 'a' is '0' a set is enabl in Indexed I mode when Section 29 Bit-Oriente Literal Offs	ed, this in Literal Of ever f ≤ 9 .2.3 "Byt ed Instru	nstructio fset Ado 95 (5Fh t e-Orier ctions i	on operates dressing). See nted and in Indexed				
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data		Write to lestination				
Example: XORWF REG, 1, 0								
Before Instruct REG W	= AFh = B5h							
After Instructio REG W	n = 1Ah = B5h							

30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F87K90 Family									
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) Cont	(2,3)							
	All devices	3.7	8.5	μA	-40°C				
		5.4	10	μA	+25°C	VDD = 1.8V ⁽⁴⁾			
		6.6	13	μA	+85°C	Regulator Disabled			
		13	30	μA	+125°C				
	All devices	8.7	18	μA	-40°C		Fosc = 32 kHz ⁽³⁾ (SEC_RUN mode, SOSCSEL = 01)		
		10	20	μA	+25°C	VDD = 3.3V ⁽⁴⁾			
		12	23	μA	+85°C	Regulator Disabled			
		25	60	μA	+125°C	V _{DD} = 5V ⁽⁵⁾			
	All devices	60	160	μA	-40°C				
		90	190	μA	+25°C				
		100	240	μA	+85°C	Regulator Enabled			
		200	450	μA	+125°C				
	All devices	1.2	4	μA	-40°C				
		1.7	5	μA	+25°C	VDD = 1.8V ⁽⁴⁾			
		2.6	6	μA	+85°C	Regulator Disabled			
		9	20	μA	+125°C				
	All devices	1.6	7	μA	-40°C		$\Gamma_{000} = 20 = (3)$		
		2.8	9	μA	+25°C	VDD = 3.3V ⁽⁴⁾	Fosc = 32 kHz ⁽³⁾ (SEC IDLE mode,		
		4.1	10	μA	+85°C	Regulator Disabled	SOSCSEL = 01)		
		17	40	μA	+125°C				
	All devices	60	150	μA	-40°C				
		80	180	μA	+25°C	VDD = 5√ ⁽⁵⁾			
		100	240	μA	+85°C	Regulator Enabled			
		180	440	μA	+125°C				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

6: LCD glass is not connected; resistor current is not included.

7: 48 MHz maximum frequency at 125°C.


31.5.2 TIMING CONDITIONS

The temperature and voltages specified in Table 31-5 apply to all timing specifications unless otherwise noted. Figure 31-3 specifies the load conditions for the timing specifications.


TABLE 31-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature	$\text{-40}^\circ C \leq \text{TA} \leq \text{+85}^\circ C$	for industrial			
AC CHARACTERISTICS		$-40^{\circ}C \le TA \le +125^{\circ}C$	c for extended			
	Operating voltage VDD range as described in Section 31.1 and Section 31.3 .					

FIGURE 31-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS







Param. No.	Symbol	Characteris	Characteristic		Max	Units	Conditions
100	Thigh	Clock High Time	100 kHz mode	4.0	—	μS	
			400 kHz mode	0.6	_	μS	
			MSSP module	1.5 TCY			
101	TLOW	Clock Low Time	100 kHz mode	4.7		μS	
			400 kHz mode	1.3		μS	
			MSSP module	1.5 TCY			
102	TR	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	
		400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF	
90 Tsu:sta	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7		μS	Only relevant for Repeated
			400 kHz mode	0.6		μS	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0		μS	After this period, the first cloc
			400 kHz mode	0.6		μS	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	T Data Input Setup Time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100		ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7		μS	
			400 kHz mode	0.6		μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free before
			400 kHz mode	1.3	—	μS	a new transmission can start
D102	Св	Bus Capacitive Loading			400	pF	


TABLE 31-19: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N	64			
Lead Pitch	е	0.50 BSC			
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	0° 3.5° 7°		
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11° 12° 13°			
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B