

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f67k90t-i-mrrsl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nama	Pin Number	Pin	Buffer	Description			
Fill Name	TQFP	Туре	Туре	Description			
				PORTA is a bidirectional I/O port.			
RA0/AN0/ULPWU RA0 AN0 ULPWU	30	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 0. Ultra low-power wake-up input.			
RA1/AN1/SEG18 RA1 AN1 SEG18	29	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 1. SEG18 output for LCD.			
RA2/AN2/VREF- RA2 AN2 VREF-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.			
RA3/AN3/VREF+ RA3 AN3 VREF+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.			
RA4/T0CKI/SEG14 RA4 T0CKI SEG14	34	I/O I O	ST ST Analog	Digital I/O. Timer0 external clock input. SEG14 output for LCD.			
RA5/AN4/SEG15/T1CKI/ T3G/HLVDIN RA5 AN4 SEG15 T1CKI T3G HLVDIN	33	I/O I O I I	TTL Analog Analog ST ST Analog	Digital I/O. Analog Input 4. SEG15 output for LCD. Timer1 clock input. Timer3 external clock gate input. High/Low-Voltage Detect (HLVD) input.			
RA6				See the OSC2/CLKO/RA6 pin.			
RA7				See the OSC1/CLKI/RA7 pin.			
Legend: TTL = TTL cc ST = Schmit I = Input P = Power $I^2C^{TM} = I^2C/SN$	ompatible input tt Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)			

TABLE 1-4.	PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)	1
$I \land D \sqcup \sqcup I \neg T$.			1

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

4: The CCP6, CCP7, CCP8 and CCP9 pin placement depends on the ECCPMX Configuration bit setting.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-3 shows how the R/C combination is connected.



The RCIO Oscillator mode (Figure 3-4) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).





3.5.1 EXTERNAL CLOCK INPUT (EC MODES)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency, divided by 4, is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-5 shows the pin connections for the EC Oscillator mode.

FIGURE 3-5: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-6. In this configuration, the divide-by-4 output on OSC2 is not available. Current consumption in this configuration will be somewhat higher than EC mode, as the internal oscillator's feedback circuitry will be enabled (in EC mode, the feedback circuit is disabled).



EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)



3.5.2 PLL FREQUENCY MULTIPLIER

A Phase Lock Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator.

3.5.2.1 HSPLL and ECPLL Modes

The HSPLL and ECPLL modes provide the ability to selectively run the device at four times the external oscillating source to produce frequencies up to 64 MHz.

The PLL is enabled by setting the PLLEN bit (OSCTUNE<6>) or the PLLCFG bit (CONFIG1H<4>). The PLLEN bit provides software control for the PLL, even if PLLCFG is set to '0'. The PLL is enabled only when the HS or EC oscillator frequency is within the 4 MHz to 16 MHz input range.

This enables additional flexibility for controlling the application's clock speed in software. The PLLEN should be enabled in HS or EC Oscillator mode only if the input frequency is in the range of 4 MHz-16 MHz.

EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

MOVIN BUFFER_ADDR_HIGH ; point to buffer MOVEN BUFFER_ADDR_LOW NOVEN MOVEN SEROL address of the memory block MOVEN CDDE_ADDR_UPPER ; Load TBLPTR with the base MOVEN CDDE_ADDR_UPPER ; address of the memory block MOVEN CDDE_ADDR_LOW ; address of the memory block MOVEN CDDE_ADDR_LOW ; address of the memory block MOVEN CDDE_ADDR_LOW ; address of the memory block MOVEN TBLRD*+ ; read into TABLAT, and inc MOVEN FOSTINCO ; store data DECFSZ COUNTER ; done? BRA READ_BLOCK ; repeat MOUIN DATA_ADDR_HIGH ; point to buffer MOVENF FSROL ; update buffer word MOVENF FSROL ; update buffer word MOVENF FSROL ; address of the memory block MOVENF FSROL ; address of the memory block MOVENF FSROL ; address of the memory block MOVENF TBLPTRU ; address of the memory block MOVENF TBLPTRU
MOVUFFSROH MOVUFMOVUWEUSPER_ADDR_UPPERMOVUWCODE_ADDR_UPPERMOVUWCODE_ADDR_HIGH MOVUWMOVUWCODE_ADDR_LOW MOVUWMOVUWCODE_ADDR_LOW MOVUWMOVUWCODE_ADDR_LOW MOVUWMOVUWTBLPTRLREAD_BLOCKI see data DECFS2DECFS2COUNTERDECFS2COUNTERMOVUMPOSTINCOBRAREAD_BLOCKMOVUMPOSTINCOMOVUMDATA_ADDR_HIGHMOVUMPOSTINCOMOVUMDATA_ADDR_HIGHMOVUMPOSTINCOMOVUMPOSTINCOMOVUMPOSTINCOMOVUMPOSTINCOMOVUMPOSTINCOMOVUMNEW_DATA_LOWMOVUMNEW_DATA_HIGHMOVUMNEW_DATA_HIGHMOVUMNEW_DATA_HIGHMOVUMNEW_DATA_HIGHMOVUMNEW_DATA_HIGHMOVUMCODE_ADDR_UPPERMOVUMCODE_ADDR_HIGHMOVUMCODE_ADDR_HIGHMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOWMOVUMCODE_ADDR_LOW <td< th=""></td<>
MOVLNMOVLNMOVLNMOVLNMOVLNFSROLMOVNNCODE_ADDR_UPPER; Load TBLPTR with the baseMOVNNTBLPTRU; address of the memory blockMOVNNTBLPTRH; address of the memory blockMOVNNFTBLPTRH; address of the memory blockMOVNNFTBLPTRH; get dataMOVNFTBLRD*+; read into TABLAT, and incMOVNFTABLAT, N; get dataMOVNFTABLAT, N; get dataMOVNFTABLAT, N; store dataDECFSZCOUNTER; done?BRAREAD_BLOCK; repeatMODIFY_MORDMOVLNDATA_ADDR_HIGHMOVINFFSROH; update buffer wordMOVNFPOSTINCO; update buffer wordMOVNFFOSTINCO; address of the memory blockMOVNFIDDE/DN; address of the memory blockMOVNFTBLPTRU; address of the memory blockMOVNFTBLPTRH; address of the memoryBSFEECON1, CFGS; access Flash program memory
MOVUFFSR0LMOVUWCODE_ADDR_UPPER; Load TBLPTR with the baseMOVUWCODE_ADDR_HIGHMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWTBLPTRHMOVUFTBLPTRREAD_BLOCKTBLAT, WREAD_BLOCKY equationREAD_BLOCKTBLAT, WMOVUFPOSTINCORRAREAD_BLOCKRRAREAD_BLOCKRRAREAD_BLOCKRRAREAD_BLOCKRRAREAD_BLOCKMOUIFY_WORDMOVUWMOVUWDATA_ADDR_HIGHMOVUWDATA_ADDR_LOWMOVUWNEW_DATA_LOWMOVUWNEW_DATA_HIGHMOVUWNEW_DATA_HIGHMOVUWNEW_DATA_HIGHMOVUWNEW_DATA_HIGHMOVUWNEW_DATA_HIGHMOVUWNEW_DATA_HIGHMOVUWCODE_ADDR_UPPERMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOPMOVUWCODE_ADDR_LOPMOVUWCODE_ADDR_LOWMOVUWTBLPTRHMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_ADDR_LOWMOVUWCODE_AD
MOULW CODE_ADDR_UPPER ; Load TELPTR with the base MOVEW CODE_ADDR_HIGH MOVEW CODE_ADDR_LOW MOVWF TELPTRH MOULW CODE_ADDR_LOW MOVWF TELPTRL READ_BLOCK TELRD*+ ; read into TABLAT, and inc MOVF TABLAT, W ; get data MOVF POSTINCO ; store data DECFSZ COUNTER ; done? BRA READ_BLOCK ; repeat MODIFY_WORD MOVLW DATA_ADDR_HIGH ; point to buffer MOVF FSR01 MOVEW FSR01 MOVEW DATA_ADDR_LOW MOVF FSR01 MOVEW NEW_DATA_LOW ; update buffer word MOVEW NEW_DATA_HIGH MOVEW NEW_DATA_HIGH MOVEW NEW_DATA_HIGH MOVEW NEW_DATA_HIGH MOVEW NEW_DATA_HIGH MOVEF FSR01 MOVEF TELPTRU ERASE_BLOCK ERASE_BLOCK FSR05 MOVEW CODE_ADDR_UPPER ; load TELPTR with the base MOVEF TELPTRL MOVEF TELPTRL MOVEF TELPTRL MOVEF TELPTRL MOVEF TELPTRL BSF ECCON1, EEGD ; point to Flash program memory BSF ECCON1, FREE ; enable Row Erase Operation BCF INTCON ; write 0AAh
NOUND INDERIO NOUND INDERIO NOUND CODE_ADDR_HIGH NOUNP TELETRH NOUNP TELETRL READ_BLOCK READ_BLOCK READ_BLOCK READ_BLOCK READ_BLOCK READ_BLOCK NOUNP FOSTINCO BRA READ_BLOCK ; repeat NOUNP FSCL NOUNP FSCL NOU
NOVWF TBLFTRH MOVWF TBLFTRH MOVWF TBLFTRL READ_BLOCK TBLRD*+ ; read into TABLAT, and inc MOVWF ODSTINCO ; get data MOVWF POSTINCO ; store data DECFSZ COUNTER ; done? BRA READ_BLOCK ; repeat MOVIN DATA_ADDR_HIGH ; point to buffer MOVIN DATA_ADDR_HIGH ; point to buffer MOVIN DATA_ADDR_HIGH ; update buffer word MOVIN DATA_ADDR_LOW MOVVF FSROL MOVIN NEW_DATA_LOW ; update buffer word MOVVF POSTINCO MOVVF INDFO ERASE_BLOCK ERASE_BLOCK MOVIN CODE_ADDR_UPPER ; load TBLPTR with the base MOVIN CODE_ADDR_UPPER ; load TBLPTR with the base MOVIN CODE_ADDR_UPPER ; load TBLPTR with the base MOVIN CODE_ADDR_UPPER ; address of the memory block MOVIN TBLPTRU MOVIN CODE_ADDR_LOW MOVIN TBLPTRU MOVIN CODE_ADDR_UPPER ; load TBLPTR with the base MOVIN CODE_ADDR_LOW MOVIN CODE_ADDR_UPPER ; load TBLPTR with the base MOVIN CODE_ADDR_LOW MOVIN CODE_ADDR_LOW MOVIN TBLPTRU MOVIN CODE_ADDR_LOW MOVIN TBLPTRU MOVIN CODE_ADDR_LOW MOVIN TBLPTRU BSF EECON1, KEED ; point to Flash program memory BSF EECON1, CFGS ; access Flash program memory BSF EECON1, KEED ; enable write to memory BSF EECON1, KEEE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts REQUIREM MOVIN 0XAA MOVIN 0XAA MOVIN 0XAA
MOVULW NOWTH CODE_ADDR_LOW TBLPTH READ_BLOCK TBLRD*+ ; read into TABLAT, and inc MOVF TABLAT, W ; get data MOVF FABLAT, W ; get data MOVF FOSTINCO ; store data DECFSZ COUNTER ; done? BRA READ_BLOCK ; repeat MOUH DATA_ADDR_HIGH ; point to buffer MOVH FSR0H MOVH FSR0L MOVH FSR0L MOVH FSR0L MOVH FSR0L MOVH FSR0L MOVH FSR0L MOVH FOSTINCO ; update buffer word MOVH FODE_ADDR_LOW ; update buffer word MOVH FOLE_ADDR_LOHER ; load TBLPTR with the base MOVH FOLE_ADDR_LOW
MOVWF TBLPTRL READ_BLOCK TELRD*+ ; read into TABLAT, and inc MOVF TABLAT, W ; get data MOVF POSTINCO ; store data MOVWF POSTINCO ; done? BRA READ_BLOCK ; repeat MOUIF SRA READ_BLOCK ; repeat MOUIF SRO , repeat , address MOVWF FSROH , address , address MOVW DATA_ADDR_HIGH ; point to buffer , address MOVW DATA_ADDR_LOW , wordt , wordt MOVW NEW_DATA_LOW ; update buffer word , address MOVW NEW_DATA_HIGH ; wordt , wordt MOVWF FSROL , address of the memory block MOVW MOVW CODE_ADDR_UPPER ; load TBLPTR with the base MOVW CODE_ADDR_LOW , point to Flash program memory MOVW CODE_ADDR_LOW , point to Flash program memory BSF ECON1, VERS ; access Flash program memory BSF ECON1, KERE ; enable write to memory
READ_BLOCK TBLRD*+ ; read into TABLAT, and inc TBLRD*+ ; get data MOVF TABLAT, W ; get data MOVF POSTINCO ; store data DECFS2 COUNTER ; done? BRA READ_BLOCK ; repeat MODIFY_WORD MOVIW DATA_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVIW DATA_ADDR_LOW MOVWF FSR0H MOVIW NEW_DATA_LOW ; update buffer word MOVWF POSTINCO MOVIW NEW_DATA_HIGH MOVWF INDFO ERASE_BLOCK MOVLW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRH MOVWF TBLPTRH MOVIW CODE_ADDR_LOW MOVWF TBLPTRH MOVIW CODE_ADDR_LOPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRH MOVIW CODE_ADDR_LOW MOVWF TBLPTRH MOVIW CODE_ADDR_LOW MOVWF TBLPTRE EFC EFCCN1, EFEGD ; point to Flash program memory EFF EECCN1, CFGS ; access Flash program memory EFF EECCN1, FREE ; enable write to memory EFF EECCN1, FREE ; enable Row Erase operation EFF INTCON, GIE ; disable interrupts MOVIW 0x55 Required MOVWF 0xAA MOVWF EECN2 ; write 0AAh
MOVF TABLAT, W ; getd fata MOVF FORT BRA READ_BLOCK ; repeat MOUW DATA_ADDR_HIGH ; point to buffer MOVWF FSROH MOVWF FSROL MOVWF FSROL MOVWF FSROL MOVWF POSTINCO MOVWF POSTINCO MOVWF POSTINCO MOVWF POSTINCO MOVWF INDFO ERASE_BLOCK MOVWF TBLPTRU ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRU MOVWF TBLPTRI MOVWF TBLPTRI BSF EECON1, EPEGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; enable metaroy BSF EECON2 ; write 55h Sequence MOVWF DECON2 ; write 0AAh
MOUWF POSTINC0 ; store data DECFSZ COUNTER ; done? BRA READ_BLOCK ; repeat MODIFY_WORD MOUWW DATA_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVWF FSR0H MOVWF FSR0L MOVWF FSR0L MOVWF POSTINC0 MOVWF POSTINC0 MOVWF POSTINC0 MOVWF INDF0 ERASE_BLOCK MOVWF INDF0 ERASE_BLOCK MOVWW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRH MOVWF TBLPTRH MOVWF CODE_ADDR_HIGH MOVWF CODE_ADDR_HIGH MOVWF CODE_ADDR_HIGH MOVWF TBLPTRH MOVWF CODE_ADDR_LOW MOVWF TBLPTRH MOVWF CODE_ADDR_LOW MOVWF TBLPTRH MOVWF CODE_ADDR_LOW MOVWF TBLPTRH MOVWF CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEFGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, KREE ; enable write to memory BSF EECON1, REE ; enable Row Erase operation BCF INTCON, GIE ; write 55h Sequence MOVWF EECON2 ; write 0AAh
DECFSZCOUNTER; done?BRAREAD_BLOCK; repeatMODIFY_WORDMOVUWDATA_ADDR_HIGH; point to bufferMOVUWDATA_ADDR_LOW;MOVUWDATA_ADDR_LOW;MOVUWFSR0L;MOVUWNEW_DATA_LOW; update buffer wordMOVUWNEW_DATA_HIGH;MOVUWNEW_DATA_HIGH;MOVUWIEW_DATA_HIGH;MOVUWTBLPTRU; address of the memory blockMOVUWCODE_ADDR_HIGH; address of the memory blockMOVUWCODE_ADDR_LOW;MOVUWCODE_ADDR_LOW; access Flash program memoryBSFEECON1, CFGS; access Flash program memoryBSFEECON1, KREN; enable write to memoryBSFEECON1, GFGS; access Flash program memoryBSFEECON1, KREN; enable write to memoryBSFEECON1, FREE; enable write to memoryBSFEECON1, FREE; enable write to memoryBSFEECON1, FREE; enable write to memoryBSFEECON1, KREN; enable write to memoryBSFEECON1, KREN; enable write to memoryBSFEECON1, KREN; write 55hBSGuenceMOVWGXAMOVWEECON2; write 0AAh
BRAREAD_BLOCK; repeatMODIFY_WORDNTA_ADDR_HIGH; point to bufferMOVWFFSROH; point to bufferMOVWFFSROH; update buffer wordMOVWFFSROL; update buffer wordMOVWFFOSTINCO; update buffer wordMOVWFFOSTINCO; update buffer wordMOVWFTNDFO; load TBLPTR with the baseMOVWFTBLPTRU; address of the memory blockMOVWFCODE_ADDR_UPPER; load TBLPTR with the baseMOVWFTBLPTRU; address of the memory blockMOVWFTBLPTRH; point to Flash program memoryMOVWFTBLPTRH; point to Flash program memoryBSFEECON1, CFGS; access Flash program memoryBSFEECON1, REE; enable Row Erase operationBCFEECON1, REE; enable Row Erase operationBCFECCON1, GIE; disable interruptsRequiredMOVWF0xAAMOVWFEECON2; write 0AAh
MODIFY_WORD MOVLW DATA_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVLW DATA_ADDR_LOW MOVWF FSR0L MOVUW NEW_DATA_LOW ; update buffer word MOVWF FSR0L MOVUW NEW_DATA_HIGH MOVWF INDFO ERASE_BLOCK MOVUW MOVUW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRH ; point to Flash program memory MOVWF TBLPTRL ; access Flash program memory BSF EECON1, CFGS ; access Flash program memory BSF EECON1, KREN ; enable write to memory BSF EECON1, KREN ; enable write to memory BSF EECON1, FREE ; write 55h Sequerce MOVWF 0xAA MOVWF EECON2 ; write 0AAh
MOVLW DATA_ADDR_HIGH ; point to buffer MOVWF FSROH MOVWF FSROH MOVWF FSROL MOVLW NEW_DATA_LOW ; update buffer word MOVWF POSTINCO MOVWF POSTINCO MOVWF INDFO ERASE_BLOCK ERASE_BLOCK MOVLW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRH MOVUW CODE_ADDR_HIGH MOVWF TBLPTRH MOVUW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; write 55h Sequence MOVWF 0xAA MOVWF 0xAA
NOVMF FSR0H NOVLF FSR0L NOVWF FSR0L NOVWF FSR0L NOVWF FSR0L NOVWF POSTINCO NOVWF POSTINCO NOVWF INDFO ERASE_BLOCK NOVLW CODE_ADDR_UPPER ; load TBLPTR with the base NOVWF TBLPTRU ; address of the memory block NOVWF TBLPTRU ; address of the memory block NOVWF TBLPTRH NOVWF TBLPTRH NOVWF TBLPTRH NOVWF TBLPTRH SF EECON1, EEPGD ; point to Flash program memory BSF EECON1, CFGS ; access Flash program memory BSF EECON1, FREE ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; write 55h Sequence NOVWF 0XAA NOVWF EECON2 ; write 0AAh
NOUW FSROL MOUW FSROL MOUW FSROL MOUW NEW_DATA_LOW ; update buffer word MOVWF POSTINCO MOVW NEW_DATA_HIGH MOVW INDFO ERASE_BLOCK MOVW MOVW CODE_ADDR_UPPER ; load TBLPTR with the base MOVW CODE_ADDR_HIGH MOVW CODE_ADDR_HIGH MOVW CODE_ADDR_LOW MOVW CODE_ADDR_LOW MOVW CODE_ADDR_LOW MOVW CODE_ADDR_LOW BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, KREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 0x55 Intervalue Required MOVW XXA MOVW XXA Intervalue MOVW XXA Intervalue
MOVLWNEW_DATA_LOW; update buffer wordMOVWFPOSTINCOMOVUWNEW_DATA_HIGHMOVWFINDFOERASE_BLOCKVMOVUWCODE_ADDR_UPPERMOVWFTBLPTRUMOVWFTBLPTRUMOVWFTBLPTRUMOVWFTBLPTRHMOVWFTBLPTRHMOVWFTBLPTRLBSFEECON1, EEPGDBSFEECON1, CFGSBSFEECON1, CFGSBSFEECON1, REEEBSFEECON1, REEEBSFEECON1, REEEBCFIntron, GIEBCFIntron, GIEBCFMOVWWBCFMOVWWBCFIntron, GIEBCFIntron, GIEBCFMOVWWBCFMOVWWBCFIntron, GIEBCFIntron, GIEBCFIntron, GIEBCFIntron, GIEBCFInterruptsMOVUW0x55MOVUWMOVUWMOVUWInterruptsMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterruptMOVUWInterrupt<
MOVWF POSTINC0 MOVWF NEW_DATA_HIGH MOVWF INDF0 ERASE_BLOCK NOVUW MOVUW CODE_ADDR_UPPER ; load TBLPTR with the base MOVUW TBLPTRU ; address of the memory block MOVUW CODE_ADDR_HIGH ; dod TBLPTR MOVUW CODE_ADDR_LOW ; movum MOVUW CODE_ADDR_LOW ; point to Flash program memory MOVUW CODE_ADDR_LOW ; point to Flash program memory BSF EECON1, EEPGD ; point to Flash program memory BSF EECON1, CFGS ; access Flash program memory BSF EECON1, NREN ; enable write to memory BSF EECON1, REEE ; enable Row Erase operation BCF INTCON, GIE ; write 55h MOVUW 0xAA ; write 0AAh
MOVLW NEW_DATA_HIGH MOVWF INDF0 ERASE_BLOCK ERASE_BLOCK MOVLW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF CODE_ADDR_HIGH MOVWF CODE_ADDR_LOH MOVWF TBLPTRH MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, NREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 0x55 Required MOVLW 0xAA MOVWF EECON2 ; write 55h
MOVWF INDF0 ERASE_BLOCK ERASE_BLOCK ERASE_BLOCK MOVUW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRH MOVUW CODE_ADDR_HIGH MOVVWF TBLPTRH MOVUW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, GIE ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts Required MOVWF EECON2 ; write 55h MOVWF EECON2 ; write 0AAh
ERASE_BLOCK MOVLW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVWF TBLPTRU ; address of the memory block MOVWF CODE_ADDR_HIGH ; MOVWF TBLPTRH ; MOVWF TBLPTRH ; MOVWF TBLPTRL ; BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 0x55 ; write 55h Sequence MOVLW 0xAA MOVWF EECON2 ; write 0AAh
MOVIM CODE_ADDR_OTTER ; foud TEDITER with the back MOVWF TBLPTRU ; address of the memory block MOVWF CODE_ADDR_HIGH ; MOVWF TBLPTRH ; MOVWF TBLPTRH ; MOVWF TBLPTRL ; BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVUW 0x55 ; Sequence MOVUW 0xAA MOVWF EECON2 ; write 0AAh
MOVLW CODE_ADDR_HIGH MOVWF TBLPTRH MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 0x55 Required MOVWF EECON2 ; write 55h Sequence MOVLW 0xAA MOVWF EECON2 ; write 0AAh
MOVWF TBLPTRH MOVLW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts Required MOVWF EECON2 ; write 55h Sequence MOVWF EECON2 ; write 0AAh
MOVLW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts Required MOVWF EECON2 ; write 55h Sequence MOVLW 0xAA MOVWF MOVWF EECON2 ; write 0AAh
MOVWFTBLPTRLBSFEECON1, EEPGD; point to Flash program memoryBCFEECON1, CFGS; access Flash program memoryBSFEECON1, WREN; enable write to memoryBSFEECON1, FREE; enable Row Erase operationBCFINTCON, GIE; disable interruptsMOVLW0x55; write 55hSequenceMOVLW0xAAMOVWFEECON2; write 0AAh
BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 0x55 ; write 55h Sequence MOVLW 0xAA MOVWF EECON2 ; write 0AAh
BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 0x55 Required MOVWF EECON2 MOVLW 0xAA MOVWF EECON2 Sequence MOVWF MOVWF EECON2 ; write 0AAh
BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 0x55 Required MOVWF EECON2 MOVLW 0xAA MOVWF EECON2 WOVWF EECON2 Sequence MOVWF MOVWF EECON2 Y write 0AAh
BCF INTCON, GIE ; disable interrupts MOVLW 0x55 Required MOVWF EECON2 ; write 55h Sequence MOVLW 0xAA MOVWF EECON2 ; write 0AAh
MOVLW 0x55 Required MOVWF EECON2 ; write 55h Sequence MOVLW 0xAA ; write 0AAh
Required MOVWF EECON2 ; write 55h Sequence MOVLW 0xAA MOVWF EECON2 ; write 0AAh
MOVEW OXAA MOVWF EECON2 ; write 0AAh
MOVWF ELCONZ / WITCE OAAH
BSF EECON1, WR ; start erase (CPU stall)
BSF INTCON, GIE ; re-enable interrupts
TBLRD*- ; dummy read decrement
MOVLW BUFFER_ADDR_HIGH ; point to buffer
MOVWF FSRUH
MOVUE ESROI.
WRITE_BUFFER_BACK
MOVLW SIZE_OF_BLOCK ; number of bytes in holding register
MOVWF COUNTER
WRITE_BYTE_TO_HREGS
MOVFF POSTINCU, WREG ; get low byte of butter data
TBLWT+* ; write data. perform a short write
; to internal TBLWT holding register.
DECFSZ COUNTER ; loop until buffers are full
GOTO WRITE_BYTE_TO_HREGS

		11.0							
		0-0				K/3-U			
DIL 7							DILU		
Legend:		S = Settable b	it						
R = Readable	hit	W = Writable I	nit	U = Unimpler	nented hit reac	l as '0'			
-n = Value at F		'1' = Bit is set		·0' = Bit is cle	ared	x = Bit is unkr	NOWD		
-1 = value at POR $1 = Bit is set 0 = Bit is cleared x = Bit is unknown$									
bit 7	EEPGD: Flas	h Program or D	ata EEPRON	A Memory Sele	ct bit				
	1 = Access Fl	ash program m	emory	,					
	0 = Access da	ata EEPROM m	nemory						
bit 6	CFGS: Flash	Program/Data	EEPROM or	Configuration S	Select bit				
	1 = Access C	onfiguration reg	jisters	~ • •					
	0 = Access Flash program or data EEPROM memory								
bit 5	Unimplemented: Read as '0'								
bit 4	FREE: Flash Row Erase Enable bit								
	1 = Erase the program memory row addressed by the TBLPTR on the next WR command (cleared by completion of an erase operation)								
	0 = Perform	write-only		perationy					
bit 3	it 3 WRERR: Flash Program/Data EEPROM Error Flag bit ⁽¹⁾								
	1 = A write operation is prematurely terminated (any Reset during self-timed programming in nor								
	operation or an improper write attempt)								
	0 = The write operation completed								
bit 2	2 WREN: Flash Program/Data EEPROM Write Enable bit								
	1 = Allows write cycles to Flash program/data EEPROM								
bit 1	v = mmons while cycles to Flash program/data EEPROM $WP: Write Control bit$								
bit i	ννκ: ννητε-control bit 1 = Initiates a data FEPROM erase/write cycle or a program memory erase cycle or write cycle								
	(The ope	ration is self-tir	ned and the	bit is cleared b	y hardware one	ce the write is o	complete. The		
	WR bit ca	an only be set (not cleared) i	n software.)					
h:+ 0	0 = Write cyc	the to the EEPR	UNI IS COMPI	ete					
U JIQ	KD: Read Co		d (Dood toly		Die eleered in h	ordwara The F	D hit can arth		
	⊥ = muates a be set (n	ot cleared) in so	oftware. The	RD bit cannot h	b is cleared in n	PGD = 1 or CF	GS = 1.)		
	0 = Does not	initiate an EEP	ROM read						

REGISTER 8-1: EECON1: DATA EEPROM CONTROL REGISTER 1

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

8.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). After one cycle, the data is available in the EEDATA register; therefore, it can be read after one NOP instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation). The basic process is shown in Example 8-1.

8.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 8-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 0x55 to EECON2, write 0xAA to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code

EXAMPLE 8-1: DATA EEPROM READ

execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

8.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Note: Self-write execution to Flash and EEPROM memory cannot be done while running in LP Oscillator mode (Low-Power mode). Therefore, executing a self-write will put the device into High-Power mode.

MOVLW	DATA_EE_ADDRH	;
MOVWF	EEADRH	; Upper bits of Data Memory Address to read
MOVLW	DATA_EE_ADDR	;
MOVWF	EEADR	; Lower bits of Data Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BCF	EECON1, CFGS	; Access EEPROM
BSF	EECON1, RD	; EEPROM Read
NOP		
MOVF	EEDATA, W	; W = EEDATA

EXAMPLE 8-2: DATA EEPROM WRITE

	MOVLW	DATA_EE_ADDRH	;
	MOVWF	EEADRH	; Upper bits of Data Memory Address to write
	MOVLW	DATA_EE_ADDR	i
	MOVWF	EEADR	; Lower bits of Data Memory Address to write
	MOVLW	DATA_EE_DATA	i
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	0x55	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0xAA	;
	MOVWF	EECON2	; Write OAAh
	BTFSC	EECON1, WR	; Wait for write to complete
	GOTO	\$-2	
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

	REGISTER 11-3:	ODCON3: PERIPHERAL	OPEN-DRAIN CONTROL	REGISTER 3
--	----------------	--------------------	--------------------	------------

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
U2OD	U10D	—		—	—	—	CTMUDS			
bit 7	bit 7 bit 0									
Legend:										
R = Readable I	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	U2OD: EUSART2 Open-Drain Output Enable bit									
	1 = Open-drain capability is enabled									
	0 = Open-drain capability is disabled									
bit 6	U10D: EUSART1 Open-Drain Output Enable bit									
	1 = Open-drain capability is enabled									
	0 = Open-drain capability is disabled									
bit 5-1	Unimplemented: Read as '0'									
bit 0	CTMUDS: CT	MU Pulse Dela	ay Enable bit							
	1 = Pulse del	lay input for CT	MU is enable	d on pin, RF1						
	0 = Pulse del	lay input for CT	MU is disable	d on pin, RF1						

11.1.4 ANALOG AND DIGITAL PORTS

Many of the ports multiplex analog and digital functionality, providing a lot of flexibility for hardware designers. PIC18F87K90 family devices can make any analog pin, analog or digital, depending on an application's needs. The ports' analog/digital functionality is controlled by the registers: ANCON0, ANCON1 and ANCON2. Setting these registers makes the corresponding pins analog and clearing the registers makes the ports digital. For details on these registers, see Section 23.0 "12-Bit Analog-to-Digital Converter (A/D) Module".

15.3 Timer3/5/7 16-Bit Read/Write Mode

Timer3/5/7 can be configured for 16-bit reads and writes (see Figure 15.3). When the RD16 control bit (TxCON<1>) is set, the address for TMRxH is mapped to a buffer register for the high byte of Timer3/5/7. A read from TMRxL will load the contents of the high byte of Timer3/5/7 into the Timerx High Byte Buffer register. This provides users with the ability to accurately read all 16 bits of Timer3/5/7 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3/5/7 must also take place through the TMRxH Buffer register. The Timer3/ 5/7 high byte is updated with the contents of TMRxH when a write occurs to TMRxL. This allows users to write all 16 bits to both the high and low bytes of Timer3/5/7 at once.

The high byte of Timer3/5/7 is not directly readable or writable in this mode. All reads and writes must take place through the Timerx High Byte Buffer register.

Writes to TMRxH do not clear the Timer3/5/7 prescaler. The prescaler is only cleared on writes to TMRxL.

15.4 Using the SOSC Oscillator as the Timer3/5/7 Clock Source

The SOSC internal oscillator may be used as the clock source for Timer3/5/7. The SOSC oscillator is enabled by setting one of five bits: any of the four SOSCEN bits in the TxCON registers (TxCON<3>) or the SOSCGO bit in the OSCCON2 register (OSCCON2<3>). To use it as the Timer3/5/7 clock source, the TMRxCS bit must also be set. As previously noted, this also configures Timer3/5/7 to increment on every rising edge of the oscillator source.

The SOSC oscillator is described in Section 13.0 "Timer1 Module".

15.5 Timer3/5/7 Gates

Timer3/5/7 can be configured to count freely or the count can be enabled and disabled using the Timer3/ 5/7 gate circuitry. This is also referred to as the Timer3/5/7 gate count enable.

The Timer3/5/7 gate can also be driven by multiple selectable sources.

TIMER3/5/7 GATE COUNT ENABLE 15.5.1

The Timerx Gate Enable mode is enabled by setting the TMRxGE bit (TxGCON<7>). The polarity of the Timerx Gate Enable mode is configured using the TxGPOL bit (TxGCON<6>).

When Timerx Gate Enable mode is enabled, Timer3/5/7 will increment on the rising edge of the Timer3/5/7 clock source. When Timerx Gate Enable mode is disabled, no incrementing will occur and Timer3/5/7 will hold the current count. See Figure 15-2 for timing details.

TABLE 15-1:	TIMER3/5/7 GATE ENABLE
	SELECTIONS

TxCLK ^(†)	TxGPOL (TxGCON<6>)	TxG Pin	Timerx Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
1	1	0	Holds Count
	1	1	Counts

† The clock on which TMR3/5/7 is running. For more information, see TxCLK in Figure 15-1.



FIGURE 15-2: TIMER3/5/7 GATE COUNT ENABLE MODE

15.5.4 TIMER3/5/7 GATE SINGLE PULSE MODE

When Timer3/5/7 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer3/5/7 Gate Single Pulse mode is first enabled by setting the TxGSPM bit (TxGCON<4>). Next, the TxGGO/TxDONE bit (TxGCON<3>) must be set.

The Timer3/5/7 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/TxDONE bit will automatically be cleared. No other gate events will <u>be allowed</u> to increment Timer3/5/7 until the TxGGO/TxDONE bit is once again set in software.

<u>Clearing</u> the TxGSPM bit also will clear the TxGGO/ TxDONE bit. (For timing details, see Figure 15-4.)

Simultaneously enabling the Toggle mode and the Single Pulse mode will permit both sections to work together. This allows the cycle times on the Timer3/5/7 gate source to be measured. (For timing details, see Figure 15-5.)

FIGURE 15-4: TIMER3/5/7 GATE SINGLE PULSE MODE



17.6 Register Maps

Table 17-5, Table 17-6 and Table 17-7 summarize the registers associated with the RTCC module.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets on Page:
RTCCFG	RTCEN	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	80
RTCCAL	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	80
PADCFG1	RDPU	REPU	RJPU ⁽¹⁾	_	-	RTSECSEL1	RTSECSEL0	_	80
ALRMCFG	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	80
ALRMRPT	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	80

TABLE 17-5: RTCC CONTROL REGISTERS

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 80-pin devices.

Note 1: Not available on 64-pin devices.

TABLE 17-6: RTCC VALUE REGISTERS

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets on Page:
RTCVALH	RTCC Value	RTCC Value High Register Window Based on RTCPTR<1:0>							
RTCVALL	RTCC Value Low Register Window Based on RTCPTR<1:0>								80

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 80-pin devices.

TABLE 17-7: ALARM VALUE REGISTERS

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets on Page:
ALRMVALH	Alarm Value High Register Window Based on ALRMPTR<1:0>								
ALRMVALL	Alarm Value Low Register Window Based on ALRMPTR<1:0>								80

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 80-pin devices.



21.3.4 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx must have TRISC<4> or TRISD<5> bit set
- SDOx must have the TRISC<5> or TRISD<4> bit cleared
- SCKx (Master mode) must have the TRISC<3> or TRISD<6>bit cleared
- SCKx (Slave mode) must have the TRISC<3> or TRISD<6> bit set
- SSx must have the TRISF<7> or TRISD<7> bit set

Any serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value.

21.3.5 TYPICAL CONNECTION

Figure 21-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 21-2: SPI MASTER/SLAVE CONNECTION



					SYNC	= 0, BRGH	H = 0, BRG16 = 1						
BAUD	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fos	Fosc = 8.000 MHz		
(К)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_	

TABLE 22-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

			S	YNC = 0, E	BRGH = 0), BRG16 =	1			
BAUD	Foso	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207	
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51	
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25	
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_	
19.2	19.231	0.16	12	_	_	_	_	_	_	
57.6	62.500	8.51	3	_	_	_	_	_	_	
115.2	125.000	8.51	1	—	_	—	—	_	_	

				SYNC = 0	, BRGH =	= 1, BRG16	δ = 1 or SYNC = 1, BRG16 = 1						
BAUD	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665	
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665	
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832	
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207	
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103	
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34	
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16	

		SYN	1, BRG16 = 1							
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832	
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207	
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103	
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25	
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12	
57.6	58.824	2.12	16	55.555	3.55	8	—	_	_	
115.2	111.111	-3.55	8	—	_	_	—	_	—	

24.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake up the device from Sleep mode, when enabled. Each operational comparator will consume additional current. To minimize power consumption while in Sleep mode, turn off the comparators (CON = 0) before entering Sleep. If the device wakes up from Sleep, the contents of the CMxCON register are not affected.

24.8 Effects of a Reset

A device Reset forces the CMxCON registers to their Reset state. This forces both comparators and the voltage reference to the OFF state.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR6	_	_	_	EEIF	_	CMP3IF	CMP2IF	CMP1IF	77
PIE6	—	—	—	EEIE	—	CMP3IE	CMP2IE	CMP1IE	80
IPR6	_	_	_	EEIP	_	CMP3IP	CMP2IP	CMP1IP	77
CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	80
CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	81
CM3CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	81
CVRCON	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	77
CMSTAT	CMP3OUT	CMP2OUT	CMP1OUT	—	—	—	—	—	77
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	_	78
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	_	78
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	78
PORTG	—	—	RG5	RG4	RG3	RG2	RG1	RG0	78
LATG	—	—	—	LATG4	LATG3	LATG2	LATG1	LATG0	78
TRISG	—	—	—	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	78
PORTH ⁽¹⁾	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	78
LATH ⁽¹⁾	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	78
TRISH ⁽¹⁾	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	78

 TABLE 24-3:
 REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented, read as '0'.

Note 1: This register is not implemented on 64-pin devices.

NOTES:



26.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a High-Voltage Detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 26-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage, VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an ISR (Interrupt Service Routine), which would allow the application to perform "housekeeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit.



REGISTER 28-13: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)⁽¹⁾

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0			
—	EBTRB	—	_	—	—	—	—			
bit 7		·					bit 0			
Legend:		C = Clearable	bit							
R = Readable b	bit	W = Writable I	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	nown					

n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6 EBTRB: Boot Block Table Read Protection bit
--

1 = Boot block is not protected from table reads executed in other blocks

0 = Boot block is protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

Note 1: For the memory size of the blocks, refer to Figure 28-6.

Mnemo	onic,	Description	Cualas	16-I	Bit Instr	uction V	Vord	Status	Notas
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0 u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

DAW	Decimal Adjust W Register	DECF	Decrement f		
Syntax:	DAW	Syntax:	DECF f {,d {,a}}		
Operands:	None	Operands:	$0 \leq f \leq 255$		
Operation:	If $[W<3:0> > 9]$ or $[DC = 1]$, then $(W<3:0>) + 6 \rightarrow W<3:0>;$		$d \in [0, 1]$ $a \in [0, 1]$		
	else,	Operation:	peration: $(f) - 1 \rightarrow dest$ atus Affected:C, DC, N, OV, Z		
	$(W<3:0>) \rightarrow W<3:0>;$	Status Affected:			
	If [W<7:4> > 9] or [C = 1], then	Encoding:	0000 01da ffff ffff		
	$(W<7:4>) + 6 \rightarrow W<7:4>;$ C = 1; else,	Description:	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.		
	$(W<7:4>)\toW<7:4>$		If 'a' is '0', the Access Bank is selected.		
Status Affected:	С		If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 29.2.3 "Byte-Oriented and		
Encoding:	0000 0000 0000 0111				
Description:	DAW adjusts the 8-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.				
Words:	1		Bit-Oriented Instructions in Indexed Literal Offset Mode" for details		
Cycles:	1	Words [.]	1		
Q Cycle Activity:		Cycles:	1		
Q1	Q2 Q3 Q4	O Cycle Activity:			
Decode	Read Process Write	Q Oycic Activity. Q1	Q2 Q3 Q4		
	register W Data W	Decode	Read Process Write to		
Example 1: DAW			register 'f' Data destination		
Before Instruct	ion				
W	= A5h	Example:	DECF CNT, 1, 0		
DC	= 0 = 0	Before Instruct	tion		
After Instruction	n	Z	= 0 m = 0		
W	= 05h	After Instructio	n		
БС	= 1 = 0	CNT Z	= 00h		
Example 2:		2	- 1		
Before Instruct	ion				
W	= CEh				
C DC	= 0 = 0				
After Instruction					
W	= 34h				
DC	= 1 = 0				



TABLE 31-26: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
130	Tad	A/D Clock Period	0.8	12.5 ⁽¹⁾	μS	Tosc based, VREF \geq 3.0V
			1.4	25 ⁽¹⁾	μS	VDD = 3.0V; Tosc based, VREF full range
				1	μS	A/D RC mode
				3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽²⁾	14	15	Tad	
132	TACQ	Acquisition Time ⁽³⁾	1.4	—	μS	-40°C to +125°C
135	Tswc	Switching Time from Convert \rightarrow Sample		(Note 4)		
137	TDIS	Discharge Time	0.2	—	μS	

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω .

4: On the following cycle of the device clock.

Type-A in 1/2 MUX, 1/3 Bias Drive	
Type-A in 1/3 MUX, 1/2 Bias Drive	
Type-A in 1/3 MUX, 1/3 Bias Drive	
Type-A in 1/4 MUX, 1/3 Bias Drive	
Type-A/Type-B in Static Drive	
Type-B in 1/2 MUX, 1/2 Bias Drive	
Type-B in 1/2 MUX, 1/3 Bias Drive	
Type-B in 1/3 MUX, 1/2 Bias Drive	
Type-B in 1/3 MUX, 1/3 Bias Drive	
Type-B in 1/4 MUX, 1/3 Bias Drive	
Timing Diagrams and Specifications	
Reset, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and Brown-out	
Reset Requirements	
Top-of-Stack (TOS) Access	
TSTFSZ	
Two-Speed Start-up	425, 444
IESO (CONFIG1H), Internal/External	
Oscillator Switchover Bit	
Two-Word Instructions	
Example Cases	91
TXSTAx Register	
BRGH Bit	

U

Ultra Low-Power Regulator	
In Sleep	443
Ultra Low-Power Wake-up	
Exit Delay (table)	67
Ultra Low-Power Wake-up (ULPWU)	
Overview	
W	
Watchdog Timer (WDT)	425, 440
Associated Registers	441
Control Register	441
During Oscillator Failure	445
Programming Considerations	
WCOL	337, 338, 339, 342
WCOL Status Flag	337, 338, 339, 342
WWW Address	566
х	
XORLW	491
XORWF	