



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f85k90-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)							
Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	00-0 0001	00-0 0001	uu-u uuuu				
PIC18F6XK90 PIC18F8XK90	00-0 0001	00-0 0001	uu-u uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	-000 000-	-000 000-	-uuu uuu-				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0x00	0000 0x00	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	1111 1111	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	-000 0000	-000 0000	-uuu uuuu				
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu				
	Applicable Devices PIC18F6XK90 PIC18F8XK90 PIC18F6XK90 PIC18F8XK90 <td>Applicable Devices Power-on Reset, grown-out Reset PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0001 PIC18F6XK90 PIC18F8XK90 0000 0001 PIC18F6XK90 PIC18F8XK90 0000 0001 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 xxxx xxxx PIC18F6XK90 PIC18F8XK90 xxxx xxxxx</td> <td>Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets PIC18F6XK90 PIC18F8XK90 0000 0000 0000 0000 PIC18F6XK90 PIC18F8XK90 xxxx xxxx uuuu uuu Uuuu <</td>	Applicable Devices Power-on Reset, grown-out Reset PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0001 PIC18F6XK90 PIC18F8XK90 0000 0001 PIC18F6XK90 PIC18F8XK90 0000 0001 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 0000 0000 PIC18F6XK90 PIC18F8XK90 xxxx xxxx PIC18F6XK90 PIC18F8XK90 xxxx xxxxx	Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets PIC18F6XK90 PIC18F8XK90 0000 0000 0000 0000 PIC18F6XK90 PIC18F8XK90 xxxx xxxx uuuu uuu Uuuu <				

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

11.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISB and LATB. All pins on PORTB are digital only.

CLRF	PORTB	; Initialize PORTB by ; clearing output
CURF		; data latches ; Alternate method
CLRF	LATB	, Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB<7:4>) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur. Any RB<7:4> pin configured as an output will be excluded from the interrupt-on-change comparison.

Comparisons with the input pins (of RB<7:4>) are made with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. To clear the interrupt in the Interrupt Service Routine (ISR):

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Wait one instruction cycle (such as executing a NOP instruction).
- c) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared after one TCY delay.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

The RB<3:2> pins are multiplexed as CTMU edge inputs. RB5 has an additional function for Timer3 and Timer1. It can be configured for the Timer3 clock input or Timer1 external clock gate input.

The RB<5:0> pins also are multiplexed with LCD segment drives that are controlled by bits in the registers, LCDSE1 and LCDSE3. I/O port functionality is only available when the LCD segments are disabled.

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TMRxCS1 TMRxCS0 TxCKPS1 TxCKPS0 SOSCEN TxSYNC **RD16 TMRxON** bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7-6 TMRxCS<1:0>: Timerx Clock Source Select bits 10 = The Timer1 clock source is either a pin or an oscillator depending on the SOSCEN bit. SOSCEN = 0: External clock is from the T1CKI pin (on the rising edge). SOSCEN = 1: Crystal oscillator is on the SOSCI/SOSCO pins. 01 = Timerx clock source is the system clock (Fosc)⁽¹⁾ 00 = Timerx clock source is the instruction clock (Fosc/4) bit 5-4 TxCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value SOSCEN: SOSC Oscillator Enable bit bit 3 1 = SOSC is enabled for Timerx (based on SOSCSEL fuses) 0 = SOSC is disabled for Timerx bit 2 TxSYNC: Timerx External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.) When TMRxCS<1:0> = 10: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMRxCS<1:0> = 0x: This bit is ignored; Timer3 uses the internal clock. bit 1 RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timerx in one 16-bit operation 0 = Enables register read/write of Timerx in two 8-bit operations bit 0 TMRxON: Timerx On bit 1 =Enables Timerx 0 = Stops Timerx

REGISTER 15-1: TxCON: TIMER3/5/7 CONTROL REGISTER

Note 1: The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

REGISTER 16-1: TxCON: TIMER4/6/8/10/12 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own
bit 7	Unimplemen	ted: Read as 'd)'				
bit 6-3	TxOUTPS<3:	0>: Timerx Out	put Postscale	Select bits			
	0000 = 1:1 Po	ostscale					
	0001 = 1:2 P	ostscale					
	•						
	•						
	1111 = 1:16 F	Postscale					
bit 2	TMRxON: Tin	nerx On bit					
5.12	1 = Timerx is						
	0 = Timerx is	•••					
bit 1-0	TxCKPS<1:0	>: Timerx Clocl	v Prescale Sele	ect bits			
	00 = Prescale	er is 1					
	01 = Prescale	-					
	1x = Prescale	eris 16					


17.1.1 RTCC CONTROL REGISTERS

REGISTER 17-1: RTCCFG: RTCC CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN ⁽⁴⁾	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
pit 7							bit (
_egend:							
R = Readable		W = Writable b	it	U = Unimplem			
n = Value at F	VOR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 7		CC Enable bit ⁽²⁾					
	-	module is enabled					
		module is disabled					
bit 6	Unimpleme	ented: Read as '0'					
bit 5	RTCWREN	: RTCC Value Reg	gisters Write I	Enable bit ⁽⁴⁾			
		LH and RTCVALL					
		LH and RTCVALL	•		-	n to by the user	
oit 4		RTCC Value Reg		•			
		LH, RTCVALL and valid data read. If					
		ed to be valid.	the register i	is read twice all		e same uala, in	e uala can b
	0 = RTCVA	LH, RTCVALL and	ALCFGRPT	registers can b	e read without	concern over a	rollover rippl
bit 3	HALFSEC:	Half-Second Statu	us bit ⁽³⁾				
		d half period of a s					
		alf period of a seco					
bit 2		FCC Output Enabl					
		clock output is ena clock output is disa					
oit 1-0		:0>: RTCC Value		dow Pointer bit	2		
511 1-0		e corresponding R	-			AI H and RTC	/ALL registers
		R<1:0> value deci					
	RTCVALH:						
	00 = Minute						
	01 = Weeko 10 = Month	•					
	11 = Reserv						
	RTCVALL:						
	00 = Secon						
	01 = Hours						
	10 = Day 11 = Year						
Noto 1. The		aciator in anly affect	ated by a DO	D			
		egister is only affe TCEN bit is only al	-				
∠. Aw		I OLIN DILIS UIIIY di			•		

- 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.
- 4: The RTCWREN bit can only be written with the unlock sequence (see Example 17-1).

FIGURE 19-11: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE⁽¹⁾



19.4.3 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

Note:	When the microcontroller is released from
	Reset, all of the I/O pins are in the
	High-Impedance state. The external
	circuits must keep the power switch
	devices in the OFF state until the micro-
	controller drives the I/O pins with the
	proper signal levels or activates the PWM
	output(s).

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits.

The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF or TMR4IF bit of the PIR1 or PIR5 register being set as the second PWM period begins.

19.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the ECCPxAS<2:0> bits (ECCPxAS<6:4>). A shutdown event may be generated by:

- A logic '0' on the pin that is assigned the FLT0 input function
- Comparator C1
- Comparator C2
- · Setting the ECCPxASE bit in firmware

A shutdown condition is indicated by the ECCPxASE (Auto-Shutdown Event Status) bit (ECCPxAS<7>). If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

20.3.2.2 Contrast Control

The LCD contrast control circuit consists of a 7-tap resistor ladder, controlled by the LCDCST bits (see Figure 20-6.).




FIGURE 20-6: INTERNAL REFERENCE AND CONTRAST CONTROL BLOCK DIAGRAM

21.3.7 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep.

21.3.8 SLAVE SELECT SYNCHRONIZATION

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the \overline{SSx} pin control enabled (SSPxCON1<3:0> = 04h). When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven. When the \overline{SSx} pin goes high, the SDOx pin is no longer driven, even if in the middle of a

transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


Note 1:	When	the S	SPI is	in S	Slave m	ode,	with
	the	SSx	pin	C	ontrol	ena	bled
	(SSPx	CON1	<3:0>	=	0100),	the	SPI
	module	e will r	eset if	the	SSx pi	n is s	et to
	Vdd.						

2: If the SPI is used in Slave mode, with CKE set, then the SSx pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDIx function) since it cannot create a bus conflict.

FIGURE 21-4: SLAVE SYNCHRONIZATION WAVEFORM



REGISTER 21-6: SSPxCON2: MSSPx CONTROL REGISTER 2 (I ² C™ SLAVE MODE)							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	SEN ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	1 = Enables ir	ral Call Enable nterrupt when a all address is c	a general call a	ddress (0000h)) is received in	the SSPxSR	
bit 6	ACKSTAT: Ac Unused in Sla	knowledge Sta	atus bit				
bit 5-2	1 = Masking c	of correspondin	g bits of SSPx	t bits (5-Bit Add ADD is enableo ADD is disableo	j t	mode)	
bit 1	<u>In 7-Bit Addre</u> 1 = Masking c 0 = Masking c	<u>ssing mode:</u> of SSPxADD<1 of SSPxADD<1	> only is enab		lect bit		
bit 0	0	of SSPxADD<1 of SSPxADD<1					

Note 1: If the I²C module is active, this bit may not be set (no spooling) and the SSPxBUF may not be written to (or writes to the SSPxBUF are disabled).

REGISTER 21-7: SSPxM	SK: $I^2 C^{TM}$ SLAVE ADDRESS MASK REGISTER (7-BIT MASKING MODE) ⁽¹⁾
----------------------	--

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 ⁽²⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 MSK<7:0>: Slave Address Mask Select bit

1 = Masking of the corresponding bit of SSPxADD is enabled

0 = Masking of the corresponding bit of SSPxADD is disabled

Note 1: This register shares the same SFR address as SSPxADD and is only addressable in select MSSPx operating modes. See Section 21.4.3.4 "7-Bit Address Masking Mode" for more details.

2: MSK0 is not used as a mask bit in 7-bit addressing.

21.4.2 OPERATION

The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the I^2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

21.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I^2C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit, SSPxIF, is set. The BF bit is cleared by reading the SSPxBUF register, while bit, SSPOV, is cleared through software.

The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing Parameter 100 and Parameter 101.

21.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register, SSPxSR<7:1>, is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPxIF, is set (and an interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The R/\overline{W} bit (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with Steps, 7 through 9, for the slave-transmitter:

- 1. Receive first (high) byte of address (bits, SSPxIF, BF and UA, are set on address match).
- 2. Update the SSPxADD register with second (low) byte of address (clears bit, UA, and releases the SCLx line).
- 3. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.
- 4. Receive second (low) byte of address (bits, SSPxIF, BF and UA, are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match releases the SCLx line, this will clear bit, UA.
- 6. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits, SSPxIF and BF, are set).
- 9. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.

21.4.8 I²C[™] MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

Note: If, at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

21.4.8.1 WCOL Status Flag

If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.




FIGURE 21-21: FIRST START BIT TIMING

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
oit 7							bit
L egend: R = Readab	le hit	W = Writable t	nit	U = Unimplem	nented bit, read	las '0'	
n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 7	SPEN: Seria	al Port Enable bit					
		ort is enabled					
		port disabled (h					
oit 6		Receive Enable b	IT				
		9-bit reception 8-bit reception					
oit 5	SREN: Sing	le Receive Enab	le bit				
	Asynchrono Don't care.	<u>us mode</u> :					
	1 = Enables 0 = Disable	<u>s mode – Master</u> s single receive s single receive eared after recep	_	ete.			
	<u>Synchronou</u> Don't care.	s mode – Slave:					
oit 4	CREN: Cont	tinuous Receive	Enable bit				
		<u>us mode:</u> s the receiver s the receiver					
		<u>s mode:</u> s continuous rece s continuous rece		ole bit, CREN, is	cleared (CREI	N overrides SR	EN)
oit 3	ADDEN: Ad	dress Detect Ena	able bit				
	1 = Enables 0 = Disable	us mode 9-Bit (R address detecti s address detect	on, enables ir ion, all bytes a				
	Asynchrono Don't care.	<u>us mode 8-Bit (R</u>	<u>X9 = 0):</u>				
oit 2	FERR: Fram	ning Error bit					
	1 = Framing 0 = No fram	g error (can be cl ing error	eared by read	ling the RCREG	x register and	receiving the n	ext valid byte
oit 1	OERR: Ove	rrun Error bit					
	1 = Overrur 0 = No over	n error (can be cle run error	eared by clea	ring bit, CREN)			
oit 0	RX9D: 9th b	it of Received Da	ata				
		an address/data					

22.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.)


Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 22-8) and asynchronously if the device is in Sleep mode (Figure 22-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

22.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bits) for standard RS-232 devices or 000h (12 bits) for LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.



	•	

TABLE 22-7	REGIS	STERS ASS	SOCIATED	WITH SY	NCHRON	OUS MAS	TER TRA	NSMISSIO	N

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	77
TXREG1	EUSART1	Transmit Re	gister						77
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	79
SPBRGH1	EUSART1	Baud Rate C	Generator R	egister Higl	n Byte				76
SPBRG1	EUSART1	Baud Rate C	Generator R	egister Low	/ Byte				77
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81
TXREG2	EUSART2	Transmit Re	gister						82
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	81
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	81
SPBRGH2	EUSART2	Baud Rate (Generator R	egister Higl	n Byte				82
SPBRG2	EUSART2	Baud Rate (Generator R	egister Low	/ Byte				82

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

The ANCONx registers are used to configure the operation of the I/O pin associated with each analog channel. Clearing a ANSELx bit configures the corresponding pin (ANx) to operate as a digital only I/O. Setting a bit configures the pin to operate as an analog

input for either the A/D Converter or the comparator module, with all digital peripherals disabled and digital inputs read as '0'.

As a rule, I/O pins that are multiplexed with analog inputs default to analog operation on any device Reset.

REGISTER 23-8: ANCON0: A/D PORT CONFIGURATION REGISTER 0

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ANSEL7 | ANSEL6 | ANSEL5 | ANSEL4 | ANSEL3 | ANSEL2 | ANSEL1 | ANSEL0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANSEL<7:0>: Analog Port Configuration bits (AN7 and AN0)

0 = Pin is configured as a digital port

1 = Pin is configured as an analog channel – digital input disabled and any inputs read as '0'

REGISTER 23-9: ANCON1: A/D PORT CONFIGURATION REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSEL15 ⁽¹⁾	ANSEL14 ⁽¹⁾	ANSEL13 ⁽¹⁾	ANSEL12 ⁽¹⁾	ANSEL11	ANSEL10	ANSEL9	ANSEL8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANSEL<15:8>: Analog Port Configuration bits (AN15 through AN8)

0 = Pin is configured as a digital port

1 = Pin is configured as an analog channel – digital input is disabled and any inputs read as '0'

Note 1: AN12 through AN15, and AN20 to AN23, are implemented only on 80-pin devices. For 64-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect.

REGISTER 28-10: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)⁽²⁾

R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
WRT7 ⁽¹⁾	WRT6 ⁽¹⁾	WRT5 ⁽¹⁾	WRT4 ⁽¹⁾	WRT3	WRT2	WRT1	WRT0
bit 7							bit (
Legend:		C = Clearable					
R = Readable		W = Writable		U = Unimpler			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	WRT7: Write	Protection bit ⁽¹)				
		s not write-prote s write-protecte					
bit 6	WRT6: Write	Protection bit ⁽¹)				
		s not write-prote					
		s write-protecte					
bit 5		Protection bit ⁽¹					
		s not write-prote					
bit 4		s write-protecte Protection bit ⁽¹					
DIL 4		not write-prote					
		s write-protecte					
bit 3		Protection bit					
	1 = Block 3 is	s not write-prote	ected				
	0 = Block 3 is	s write-protecte	d				
bit 2	WRT2: Write	Protection bit					
		s not write-prote s write-protecte					
bit 1	WRT1: Write	Protection bit					
		s not write-prote s write-protecte					
bit 0	WRT0: Write	Protection bit					
		s not write-prote					
	0 = BIOCK 0 IS	s write-protecte	a				
Note 1: Th	is bit is only ava	ailable on PIC1	8F67K90 and	PIC18F87K90.			

2: For the memory size of the blocks, refer to Figure 28-6.

CLRF	Clear f			CLRWDT		Clear Wate	hdog Timer:	
Syntax:	CLRF f{,	a}		Syntax:		CLRWDT		
Operands:	$0 \leq f \leq 255$			Operands:		None		
	$a \in [0,1]$			Operation:		$000h \rightarrow Wl$	ЭT,	
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$			·		$1 \rightarrow \overline{\text{TO}}$,	DT postscaler	,
Status Affected:	Z					$1 \rightarrow PD$		
Encoding:	0110	101a ff:	ff ffff	Status Affect	cted:	TO, PD		I
Description:	Clears the	contents of the	specified	Encoding:		0000	0000 00	000 0100
	register.			Description:	:		struction rese	
	,	he Access Bai he BSR is use					e WDT. Statu	resets <u>the</u> post- s bits, TO and
	lf 'a' is '0' a	nd the extend	ed instruction	Words:		1		
		led, this instrue		Cycles:		1		
		Literal Offset A	0	Q Cycle Ac	ctivity:			
		never f ≤ 95 (5l . 2.3 "Byte-Or		C	ג1	Q2	Q3	Q4
	Bit-Oriente	ed Instruction set Mode" for	s in Indexed	Dec	code	No operation	Process Data	No operation
Words:	1							
Cycles:	1			Example:		CLRWDT		
Q Cycle Activity:					Instruct		0	
Q1	Q2	Q3	Q4		VDT Cou		?	
Decode	Read	Process	Write		VDT Cou		00h	
	register 'f'	Data	register 'f'		VDT Pos		0	
Example:	CLRF	FLAG_REG,	1		0 D	=	1 1	
Before Instruct FLAG_R After Instruction	EG = 5A on							
FLAG_R	EG = 00	h						

POP		Рор Тор о	f Return	Stack	I	
Synta	IX:	POP				
Opera	ands:	None				
Opera	ation:	$(TOS) \rightarrow b$	it bucket			
Status	s Affected:	None				
Enco	ding:	0000	0000	000	0	0110
Desci	ription:	The TOS v stack and i then becom was pushe This instruct the user to stack to inc	s discard nes the p d onto th ction is pr properly	ed. Th reviou e retur rovideo mana	ne TC is val in sta d to e ge th	DS value ue that ack. enable e return
Word	s:	1				
Cycle	S:	1				
QCy	cle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	No operation	POP T valu	••	оре	No eration
Exam	iple:	POP GOTO	NEW			
I	Before Instruc TOS Stack (1	tion level down))031A2)14332		
,	After Instructic TOS PC	on)14332 NEW	2h	

PUSH	Push Top o	of Ret	urn Stac	k	
Syntax:	PUSH				
Operands:	None				
Operation:	$(PC + 2) \rightarrow$	TOS			
Status Affected:	None				
Encoding:	0000	0000	000	0	0101
Description:	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. shed d tion a ack by	The prev lown on t llows imp modifyir	ious the s blem ng T	TOS stack. enting a OS and
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2		Q3		Q4
, ,	Q2 PUSH PC + 2 onto return stack	1	Q3 No ration	ор	Q4 No peration
Q1	PUSH PC + 2 onto	1	No	ор	No
Q1 Decode	PUSH PC + 2 onto return stack	1	No	ор	No

31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F87K90 Family							
Param No.	Device	Тур	Max	Units	Conditions		
	Supply Current (IDD) ^(2,3)						
	All devices	5.3	10	μA	-40°C		
		5.5	10	μA	+25°C	VDD = 1.8V ⁽⁴⁾	
		5.5	10	μA	+85°C	Regulator Disabled	
		12	24	μA	+125°C		
	All devices	10	15	μA	-40°C		Fosc = 31 kHz (RC_RUN mode, LF-INTOSC)
		10	16	μA	+25°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled	
		11	17	μA	+85°C		
		15	35	μA	+125°C		
	All devices	70	180	μA	-40°C		
		80	185	μA	+25°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled	
		90	190	μA	+85°C		
		200	500	μA	+125°C		
	All devices	410	850	μA	-40°C		
		410	800	μA	+25°C	V _{DD} = 1.8V ⁽⁴⁾ Regulator Disabled	
		410	830	μA	+85°C		
		700	1500	μA	+125°C		
	All devices	680	990	μA	-40°C		
		680	960	μA	+25°C	VDD = 3.3V ⁽⁴⁾ Regulator Disabled VDD = 5V ⁽⁵⁾ Regulator Enabled	
		670	950	μA	+85°C		
		800	1700	μA	+125°C		
	All devices	760	1400	μA	-40°C		
		780	1400	μA	+25°C		
		800	1500	μA	+85°C		
		1200	2400	μA	+125°C		

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- 7: 48 MHz maximum frequency at 125°C.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support