



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f86k90-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nama	Pin Number	Pin	Buffer	Description	
Fill Name	TQFP	Туре	Туре	Description	
				PORTE is a bidirectional I/O port.	
RE0/LCDBIAS1/P2D RE0 LCDBIAS1 P2D	4	I/O I O	ST Analog —	Digital I/O. BIAS1 input for LCD. ECCP2 PWM Output D.	
RE1/LCDBIAS2/P2C RE1 LCDBIAS2 P2C	3	I/O I O	ST Analog —	Digital I/O. BIAS2 input for LCD. ECCP2 PWM Output C.	
RE2/LCDBIAS3/P2B/ CCP10 RE2 LCDBIAS3 P2B CCP10 ⁽³⁾	78	I/O I O I/O	ST Analog ST ST	Digital I/O. BIAS3 input for LCD. ECCP2 PWM Output B. Capture 10 input/Compare 10 output/PWM10 output.	
RE3/COM0/P3C/CCP9/ REFO RE3 COM0 P3C CCP9 ^(3,4) REFO	77	I/O O I/O O	ST Analog — S/T —	Digital I/O. COM0 output for LCD. ECCP3 PWM Output C. Capture 9 input/Compare 9 output/PWM9 output. Reference clock out.	
RE4/COM1/P3B/CCP8 RE4 COM1 P3B CCP8 ⁽⁴⁾	76	I/O O O I/O	ST Analog — ST	Digital I/O. COM1 output for LCD. ECCP4 PWM Output B. Capture 8 input/Compare 8 output/PWM8 output.	
RE5/COM2/P1C/CCP7 RE5 COM2 P1C CCP7 ⁽⁴⁾	75	I/O O O I/O	ST Analog — ST	Digital I/O. COM2 output for LCD. ECCP1 PWM Output C. Capture 7 input/Compare 7 output/PWM7 output.	
RE6/COM3/P1B/CCP6 RE6 COM3 P1B CCP6 ⁽⁴⁾	74	I/O O O I/O	ST Analog — ST	Digital I/O. COM3 output for LCD. ECCP1 PWM Output B. Capture 6 input/Compare 6 output/PWM6 output.	
RE7/ECCP2/P2A/SEG31 RE7 ECCP2 ⁽²⁾ P2A SEG31	73	I/O I/O O	ST ST — Analog	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM Output A. SEG31 output for LCD.	
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD) l^2CT^{M} = I ² C/SMBusI					

TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

4: The CCP6, CCP7, CCP8 and CCP9 pin placement depends on the ECCPMX Configuration bit setting.

5.5 Configuration Mismatch (CM)

The Configuration Mismatch (CM) Reset is designed to detect, and attempt to recover from, random, memory corrupting events. These include Electrostatic Discharge (ESD) events that can cause widespread, single bit changes throughout the device and result in catastrophic failure.

In PIC18F87K90 family Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the CM bit (RCON<5>). The state of the bit is set to '0' whenever a CM event occurs and does not change for any other Reset event.

A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Reset. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words, in program memory, as the device restarts.

5.6 **Power-up Timer (PWRT)**

PIC18F87K90 family devices incorporate an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is enabled by setting the PWRTEN bit (CONFIG2L<0>). The main function is to ensure that the device voltage is stable before code is executed.

The Power-up Timer (PWRT) of the PIC18F87K90 family devices is a 13-bit counter that uses the LF-INTOSC source as the clock input. This yields an approximate time interval of 2,048 x 32 μ s = 66 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the LF-INTOSC clock and will vary from chip-to-chip due to temperature and process variation. See DC Parameter 33 for details.

5.6.1 TIME-OUT SEQUENCE

If enabled, the PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 5-3, Figure 5-4, Figure 5-5 and Figure 5-6 all depict time-out sequences on power-up with the Power-up Timer enabled.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the PWRT will expire. Bringing MCLR high will begin execution immediately (Figure 5-5). This is useful for testing purposes or for synchronizing more than one PIC18 device operating in parallel.





10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Request (Flag) registers (PIR1 through PIR6).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete
bit 5	RC1IF: EUSART Receive Interrupt Flag bit
	 1 = The EUSART receive buffer, RCREG1, is full (cleared when RCREG1 is read) 0 = The EUSART receive buffer is empty
bit 4	TX1IF: EUSART Transmit Interrupt Flag bit
	 1 = The EUSART transmit buffer, TXREG1, is empty (cleared when TXREG1 is written) 0 = The EUSART transmit buffer is full
bit 3	SSP1IF: Master Synchronous Serial Port Interrupt Flag bit
	 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive
bit 2	TMR1GIF: Timer1 Gate Interrupt Flag bit
	 1 = Timer gate interrupt has occurred (must be cleared in software) 0 = No timer gate interrupt has occurred
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	 1 = TMR2 to PR2 match has occurred (must be cleared in software) 0 = No TMR2 to PR2 match has occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	1 = TMR1 register overflowed (must be cleared in software)0 = TMR1 register did not overflow

REGISTER 10-7: PIR4: PERIPHERAL INTERRUPT FLAG REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCP10IF ⁽¹⁾	CCP9IF ⁽¹⁾	CCP8IF	CCP7IF	CCP6IF	CCP5IF	CCP4IF	CCP3IF
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-1 bit 0	$\begin{array}{l} \textbf{CCP10IF:CCI}\\ \hline Capture Mode\\ 1 = A TMR re0 = No TMR 1Compare Mode\\ 1 = A TMR re0 = No TMR 1PWM ModeNot used in P1CCP3IF: ECCCapture Mode1 = A TMR re0 = No TMR 1Compare Mode1 = A TMR re0 = No TMR 1PWM ModeNot used in P1$	P4IF: CCP<10: gister capture register capture gister compare register compare WM mode. CP3 Interrupt FI gister capture register capture register capture register compare register compare register compare register compare register compare	4> Interrupt F occurred (mu e occurred e match occur re match occur ag bits occurred (mu e occurred e match occur re match occur	Flag bits ⁽¹⁾ st be cleared in red (must be c urred st be cleared in red (must be c urred	n software) leared in softwa n software) leared in softwa	are) are)	

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR7GIE ⁽¹⁾	TMR12IE ⁽¹⁾	TMR10IE ⁽¹⁾	TMR8IE	TMR7IE ⁽¹⁾	TMR6IE	TMR5IE	TMR4IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	TMR7GIE: TN	MR7 Gate Inter	rupt Enable b	oit ⁽¹⁾			
	1 = Enabled	l					
	0 = Disabled	b					
bit 6	TMR12IE: TM	IR12 to PR12 I	Aatch Interru	pt Enable bit ⁽¹⁾			
	1 = Enables	the TMR12 to	PR12 match	interrupt			
			PRIZ match				
DIT 5		IRIU TO PRIUN	/latch Interru	interrunt			
	1 = Enables 0 = Disables	s the TMR10 to	PR10 match	interrupt			
bit 4	TMR8IE: TMF	R8 to PR8 Mate	h Interrupt E	nable bit			
	1 = Enables	the TMR8 to F	R8 match int	errupt			
	0 = Disables	s the TMR8 to F	PR8 match in	terrupt			
bit 3	TMR7IE: TMF	R7 Overflow Int	errupt Enable	e bit ⁽¹⁾			
	1 = Enables	the TMR7 ove	rflow interrup	t			
	0 = Disables	s the TMR7 ove	erflow interrup	ot			
bit 2	TMR6IE: TMF	R6 to PR6 Mate	h Interrupt E	nable bit			
	1 = Enables	the TMR6 to F	R6 match int	errupt			
				terrupt			
bit 1	TMR5IE: IMF	R5 Overflow Int	errupt Enable	e bit			
	1 = Enables 0 = Disables	the IMR5 ove	rflow interrup	t			
bit 0		R4 to PR4 Mate	h Interrunt F	nable bit			
Sit U	1 = Fnables	the TMR4 to P	R4 match int	errupt			
	0 = Disables	s the TMR4 to F	PR4 match in	terrupt			
				•			

REGISTER 10-14: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

REGISTER 18-4: CCPRxL: CCPx PERIOD LOW BYTE REGISTER

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CCPRxL7 | CCPRxL6 | CCPRxL5 | CCPRxL4 | CCPRxL3 | CCPRxL2 | CCPRxL1 | CCPRxL0 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 CCPRxL<7:0>: CCPx Period Register Low Byte bits <u>Capture Mode:</u> Capture register low byte. <u>Compare Mode:</u> Compare register low byte. <u>PWM Mode:</u> Duty Cycle register low byte.

REGISTER 18-5: CCPRxH: CCPx PERIOD HIGH BYTE REGISTER

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CCPRxH7 | CCPRxH6 | CCPRxH5 | CCPRxH4 | CCPRxH3 | CCPRxH2 | CCPRxH1 | CCPRxH0 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 CCPRxH<7:0>: CCPx Period Register High Byte bits <u>Capture Mode:</u> Capture register high byte. <u>Compare Mode:</u> Compare register high byte. <u>PWM Mode:</u> Duty Cycle Buffer register high byte.

ECCP Mode	PxM<1:0>	PxA	PxB	PxC	PxD
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

TABLE 19-3: **EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES**

Note 1: Outputs are enabled by pulse steering in Single mode (see Register 19-5).

FIGURE 19-4: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

PxM<	:1:0>	Signal	0 -	Pulse Width	•	PR2 + 1
				4	Period	
00	(Single Output)	PxA Modulated		(1)		İ
		PxA Modulated				
10	(Half-Bridge)	PxB Modulated	;			
		PxA Active	!			<u> </u>
01	(Full-Bridge, Forward)	PxB Inactive				1 1
01		PxC Inactive				· · · · · · · · · · · · · · · · · · ·
		PxD Modulated	=†		- 	
		PxA Inactive	;			
11	(Full-Bridge,	PxB Modulated				I I I
-	Reverse)	PxC Active -	- :			
		PxD Inactive —	!		1 1 1	<u> </u>

Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)
Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMR2 Prescale Value)

• Delay = 4 * Tosc * (ECCPxDEL<6:0>)

Note 1: Dead-band delay is programmed using the ECCPxDEL register (see Section 19.4.6 "Programmable Dead-Band Delay Mode").

19.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications, where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. For an illustration, see Figure 19-14. The lower seven bits of the associated ECCPxDEL register (Register 19-4) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).



FIGURE 19-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS





19.4.7.1 Steering Synchronization

The STRSYNC bit of the PSTRxCON register gives the user two choices for when the steering event will happen. When the STRSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the Px<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 19-17 and 19-18 illustrate the timing diagrams of the PWM steering depending on the STRSYNC setting.

FIGURE 19-17: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRSYNC = 0)



FIGURE 19-18: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRSYNC = 1)



20.1 LCD Registers

The LCD driver module has 32 registers:

- LCD Control Register (LCDCON)
- LCD Phase Register (LCDPS)
- LCD Reference Ladder Register (LCDRL)
- LCD Reference Voltage Control Register (LCDREF)
- Six LCD Segment Enable Registers (LCDSE5:LCDSE0)
- 24 LCD Data Registers (LCDDATA23:LCDDATA0)

The LCDCON register, shown in Register 20-1, controls the overall operation of the module. Once the module is configured, the LCDEN (LCDCON<7>) bit is used to enable or disable the LCD module. The LCD panel can also operate during Sleep by clearing the SLPEN (LCDCON<6>) bit.

The LCDPS register, shown in Register 20-2, configures the LCD clock source prescaler and the type of waveform, Type-A or Type-B. For details on these features, see Section 20.2 "LCD Clock Source Selection", Section 20.3 "LCD Bias Types" and Section 20.8 "LCD Waveform Generation".

R/W-0	R/W-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
LCDEN	SLPEN	WERR	—	CS1	CS0	LMUX1	LMUX0
bit 7							bit 0

REGISTER 20-1: LCDCON: LCD CONTROL REGISTER

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	LCDEN: LCD Driver Enable bit 1 = LCD driver module is enabled 0 = LCD driver module is disabled
bit 6	SLPEN: LCD Driver Enable in Sleep mode bit 1 = LCD driver module is disabled in Sleep mode 0 = LCD driver module is enabled in Sleep mode
bit 5	WERR: LCD Write Failed Error bit 1 = LCDDATAx register is written while WA (LCDPS<4>) = 0 (must be cleared in software) 0 = No LCD write error
bit 4	Unimplemented: Read as '0'
bit 3-2	CS<1:0>: Clock Source Select bits 00 = (Fosc/4)/8192 01 = SOSC oscillator/32 1x = INTRC (31.25 kHz)/32
bit 1-0	LMUX<1:0>: Commons Select bits

LMUX<1:0>	Multiplex	Maximum Number of Pixels (PIC18F6X90)	Maximum Number of Pixels (PIC18F8X90)	Bias
0.0	Static (COM0)	33	48	Static
01	1/2 (COM<1:0>)	66	96	1/2 or 1/3
10	1/3 (COM<2:0>)	99	144	1/2 or 1/3
11	1/4 (COM<3:0>)	132	192	1/3



File	File Name Bit 7 Bit 6		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value	
300000h	CONFIG1L	—	XINST	—	SOSCSEL1	SOSCSEL0	INTOSCSEL	—	RETEN	-1-1 11
300001h	CONFIG1H	IESO	FCMEN	_	PLLCFG	FOSC3	FOSC2	FOSC1	FOSC0	0000 1000
300002h	CONFIG2L	_	BORPWR1	BORWPR0	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	-111 1111
300003h	CONFIG2H	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN1	WDTEN0	-111 1111
300004h	CONFIG3L	_	—	—	—	—	—	—	RTCOSC	1
300005h	CONFIG3H	MCLRE	—	_	—	MSSPMSK	—	ECCPMX ⁽²⁾	CCP2MX	1 1-11
300006h	CONFIG4L	DEBUG	_	_	BBSIZ0	_	—	—	STVREN	111
300008h	CONFIG5L	CP7 ⁽¹⁾	CP6 ⁽¹⁾	CP5 ⁽¹⁾	CP4 ⁽¹⁾	CP3	CP2	CP1	CP0	1111 1111
300009h	CONFIG5H	CPD	CPB	—	—	—	—	—	—	11
30000Ah	CONFIG6L	WRT7 ⁽¹⁾	WRT6 ⁽¹⁾	WRT5 ⁽¹⁾	WRT4 ⁽¹⁾	WRT3	WRT2	WRT1	WRT0	1111 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	—	—	_	111
30000Ch	CONFIG7L	EBTR7 ⁽¹⁾	EBTR6 ⁽¹⁾	EBTR5 ⁽¹⁾	EBTR4 ⁽¹⁾	EBTR3	EBTR2	EBTR1	EBTR0	1111 1111
30000Dh	CONFIG7H	—	EBTRB	—	—	—	—	—	_	-1
3FFFFEh	DEVID1 ⁽³⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	XXXX XXXX
3FFFFFh	DEVID2 ⁽³⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	XXXX XXXX

TABLE 28-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Implemented in the PIC18F67K90 and PIC18F87K90 devices.

2: Implemented in the 80-pin devices (PIC18F8XK90).

3: See Register 28-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

BTFS	SC	Bit Test File	, Skip if Clear		BTFS	SS	Bit Test File, Skip if Set				
Synta	IX:	BTFSC f, b	{,a}		Synta	ax:	BTFSS f, b {	,a}			
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in \left[0,1\right] \end{array}$			Oper	ands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0, 1]$	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]			
Oper	ation:	skip if (f)	= 0		Oper	ation:	skip if (f)	= 1			
Statu	s Affected:	None			Statu	s Affected:	None				
Enco	ding:	1011	bbba ff	ff ffff	Enco	ding:	1010	bbba ffi	ff ffff		
Description:		If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.			Desc	ription:	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.				
		If 'a' is '0', th 'a' is '1', the GPR bank.	e Access Bank BSR is used to	is selected. If select the			If 'a' is '0', th 'a' is '1', the GPR bank.	e Access Bank BSR is used to	is selected. If select the		
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					If 'a' is '0' an set is enable Indexed Lite whenever f ≤ Section 29.2 Bit-Oriented Literal Offse	d the extended d, this instruction ral Offset Addro 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for do	l instruction on operates in essing mode nted and in Indexed etails.		
Word	s:	1			Word	s:	1				
Cycle	Cycles: 1(2) Cycles: Note: 3 cycles if skip and followed by a 2-word instruction.		1(2) Note: 3 cy by a	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	cle Activity:				QC	ycle Activity:					
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4		
	Decode	Read	Process	No		Decode	Read	Process	No		
lf ok	n:	register T	Data	operation	lf ok	in:	register T	Data	operation		
11 56	μ. Ο1	02	03	04	11 5K	ιμ. Ο1	02	03	04		
	No	No	No	No		No	No	No	No		
	operation	operation	operation	operation		operation	operation	operation	operation		
lf sk	p and followed	by 2-word inst	truction:		lf sk	ip and followed	by 2-word ins	truction:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4		
	No	No	No	No		No	No	No	No		
	operation	operation	operation	operation		operation	operation	operation	operation		
	operation	operation	operation	operation		operation	operation	operation	operation		
_		-	-			-			-		
<u>Exam</u>	<u>iple:</u>	HERE BI FALSE : TRUE :	FSC FLAG	, 1, 0	<u>Exan</u>	<u>iple:</u>	HERE BI FALSE : TRUE :	TFSS FLAG	, 1, 0		
	Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	ion = add n 1> = 0; = add 1> = 1; = add	ress (HERE) ress (TRUE) ress (FALSE)	1		Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	tion = add n 1> = 0; = add 1> = 1; = add	ress (HERE) ress (FALSE) ress (TRUE)			

GOTO	Unconditional Branch								
Syntax:	GOTO k	GOTO k							
Operands:	$0 \le k \le 104$	8575							
Operation:	$k \rightarrow PC<20$	$k \rightarrow PC<20:1>$							
Status Affected:	None								
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	1111 k ₁₉ kkk	k ₇ kk kkk	:k k	kkkk ₀ kkkk ₈				
Description:	GOTO allow anywhere v range. The PC<20:1>. instruction.	vs an unc within enti 20-bit va GOTO is	onditio re 2-M lue 'k' always	nal I byte is loa ; a tv	branch e memory aded into wo-cycle				
Words:	2	2							
Cycles:	2	2							
Q Cycle Activity:									
Q1	Q2	Q3			Q4				
Decode	Read literal 'k'<7:0>,	No operat	ion	Read literal 'k'<19:8>, Write to PC					
No operation	No operation	No operation			No eration				
Example: After Instructio PC =	GOTO THE on Address (T	RE HERE)							

INCF	Increment	f						
Syntax:	INCF f{,	d {,a}}						
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]							
	a ∈[0,1]							
Operation:	(f) + 1 \rightarrow d	est						
Status Affected:	C, DC, N,	C, DC, N, OV, Z						
Encoding:	0010	10da	ffff	ffff				
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'.							
	If 'a' is '0', f If 'a' is '1', f GPR bank.	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank						
	If 'a' is '0' a set is enab in Indexed mode when Section 29 Bit-Oriento Literal Off	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data	ss V i de	Write to estination				
Example:	INCF	CNT,	1, 0					
Before Instruc CNT Z DC After Instructio CNT Z C	tion = FFh = 0 = ? = ? on = 00h = 1 = 1 = 1							

CALI	LW	Subroutine	e Call Usi	ing WRE	G				
Synta	ax:	CALLW							
Oper	ands:	None							
Opera	ation:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ (PCLATH) (PCLATU)	→ TOS, → PCH, → PCU						
Statu	s Affected:	None							
Enco	ding:	0000	0000	0001	0100				
Desc	ription	First, the re pushed ont contents of existing val contents of latched into respectively executed a new next in	turn addr o the retu W are wr ue is disc PCLATH PCH and y. The sec s a NOP ir struction	ess (PC + rn stack. itten to P arded. Th and PCL, d PCU, cond cycle astruction is fetched	+ 2) is Next, the CL; the ien, the ATU are e is while the I.				
		Unlike CAL update W, S	Unlike CALL, there is no option to update W, STATUS or BSR.						
Word	s:	1	1						
Cycle	es:	2	2						
QC	ycle Activity:								
	Q1	Q2	Q3	-	Q4				
	Decode	Read WREG	Push PC stack	C to op	No eration				
	No	No	No		No				
	operation	operation	operati	on op	eration				
Exam	nple: PC PCLATH PCLATH PCLATU W After Instructic PC TOS PCLATH PCLATU W	+ 2)							

MOV	SF	Move Inde	Move Indexed to f						
Synta	ax:	MOVSF [MOVSF [z _s], f _d						
Oper	ands:	$\begin{array}{l} 0 \leq z_s \leq 12 \\ 0 \leq f_d \leq 408 \end{array}$	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$						
Oper	ation:	((FSR2) + :	$z_s) \rightarrow f_d$						
Statu	s Affected:	None							
Enco 1st w 2nd v	ding: /ord (source) word (destin.)	1110 1111	1011 ffff	0zz fff	zz zzzz _s ff ffff _d				
Description:The contents of the source register moved to destination register 'f _d '. Th actual address of the source register determined by adding the 7-bit literal offset 'z _s ', in the first word, to the valor of FSR2. The address of the destinal register is specified by the 12-bit literal (f _d ' in the second word. Both address can be anywhere in the 4096-byte of space (000h to FFFh).The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.If the resultant source address point									
		value retur	ned will b	e 00h	- I.				
Word	ls:	2							
Cycle	es:	2							
QC	ycle Activity:	02	03		04				
	Decode	Determine	Determ	nine	Read				
	200040	source addr	source	addr	source reg				
	Decode	No operation No dummy read	No operat	ion	Write register 'f' (dest)				
Exan	nple:	MOVSF	[05h],	REG2					
	Before Instruc FSR2 Contents of 85h REG2 After Instructio FSR2 Contents of 85h REG2	tion = 80 = 33 = 11 on = 80 = 33 = 33	ih ih ih ih ih						





TABLE 31-11: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Sym	Charact	eristic	Min	Тур	Max	Units	Conditions
D420		HLVD Voltage on VDD	HLVDL<3:0> = 0000	1.80	1.86	1.90	V	
		Transition High-to-Low	HLVDL<3:0> = 0001	2.03	2.12	2.13	V	
			HLVDL<3:0> = 0010	2.24	2.33	2.35	V	
			HLVDL<3:0> = 0011	2.40	2.49	2.53	V	
			HLVDL<3:0> = 0100	2.50	2.59	2.62	V	
			HLVDL<3:0> = 0101	2.70	2.75	2.84	V	
			HLVDL<3:0> = 0110	2.82	2.93	2.97	V	
			HLVDL<3:0> = 0111	2.95	3.07	3.10	V	
			HLVDL<3:0> = 1000	3.24	3.30	3.41	V	
			HLVDL<3:0> = 1001	3.42	3.48	3.59	V	
			HLVDL<3:0> = 1010	3.61	3.67	3.79	V	
			HLVDL<3:0> = 1011	3.82	3.87	4.01	V	
			HLVDL<3:0> = 1100	4.06	4.21	4.26	V	
			HLVDL<3:0> = 1101	4.33	4.42	4.55	V	
			HLVDL<3:0> = 1110	4.64	4.77	4.87	V	



TABLE 31-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	20		ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	
74	TscH2dlL, TscL2dlL	Hold Time of SDIx Data Input to SCKx Edge	40	—	ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	—	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	—	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	50	ns	

32.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3180 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/02/11