

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f86k90t-i-ptrsl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Pin Diagrams – PIC18F6XK90



### 4.6 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

### 4.6.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCONx or PIEx registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

### 4.6.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see **Section 4.2** "**Run Modes**" and **Section 4.3** "**Sleep Mode**"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see **Section 28.2** "**Watchdog Timer (WDT)**").

Executing a SLEEP or CLRWDT instruction clears the WDT timer and postscaler, loses the currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifies the IRCF bits in the OSCCON register (if the internal oscillator block is the device clock source).

### 4.6.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the HFIOFS/MFIOFS bits are set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up, and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 4-4.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 28.4 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 28.5 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer, driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

### 4.6.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. The two cases are:

- When in PRI\_IDLE mode, where the primary clock source is not stopped
- When the primary clock source is not any of the LP, XT, HS or HSPLL modes

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI\_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval, TCSD, following the wake event, is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt					
PIC18F6XK90 PIC18F8XK90	00-0 0001	00-0 0001	uu-u uuuu					
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	1 1111	1 1111	u uuuu					
PIC18F6XK90 PIC18F8XK90	1111 111-	1111 111-	uuuu uuu-					
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	x xxxx	u uuuu	u uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxx-	uuuu uuu-	uuuu uuu-					
PIC18F6XK90 PIC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	XXXX XXXX	xxxx xxxx	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	x0 000x	x0 000x	uu uuuu					
PIC18F6XK90 PIC18F8XK90	0000 000-	0000 000-	uuuu uuu-					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu					
PIC18F6XK90 PIC18F8XK90	xx0x 0000	uu0u 0000	uuuu uuuu					
	Applicable Devices           PIC18F6XK90         PIC18F8XK90           PIC18F6XK90         PIC18F8XK90	Applicable Devices         Power-on Reset, Brown-out Reset           PIC18F6XK90         PIC18F8XK90         0000         0001           PIC18F6XK90         PIC18F8XK90         0000         0000           PIC18F6XK90         PIC18F8XK90         1111         1111           PIC18F6XK90         PIC18F8XK90         xxxx xxxx           PIC18F6XK90         PIC18F8XK90         xxxx xxxx<	Applicable Devices         Power-on Reset, Brown-out Reset, Brown-out Reset, Brown-out Reset, Brown-out Reset, CM Resets, CM Resets, CM Resets           PIC18F6XK90         PIC18F8XK90         0000         0000         0000         0000           PIC18F6XK90         PIC18F8XK90         0111         1111         1111         1111           PIC18F6XK90         PIC18F8XK90         1111         1111         1111         1111           PIC18F6XK90         PIC18F8XK90         xxxx xxxxx         uuuu uuu         PIC18F6XK90         xxxx xxxxx           <					

#### CONDITIONS FOR ALL RECISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are Note 1: updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for the Reset value for a specific condition.

### 6.3.5 STATUS REGISTER

The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS register then reads back as '000u uluu'.

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summaries in Table 29-2 and Table 29-3.

Note: The C and DC bits operate in subtraction, as borrow and digit borrow bits, respectively.

## REGISTER 6-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	_	N	OV	Z	DC <sup>(1)</sup>	C <sup>(2)</sup>
bit 7							bit (
Legend:							
R = Read	lable bit	W = Writable	bit	U = Unimplen	nented bit. rea	d as '0'	
-n = Valu	e at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
			~ <b>'</b>				
bit 7-5 bit 4	-	nted: Read as '	0				
511 4	N: Negative This bit is us (ALU MSB =	ed for signed a	rithmetic (2's co	omplement). It i	ndicates whet	ner the result wa	as negative
	1 = Result w 0 = Result w	as negative					
bit 3	OV: Overflow	v bit					
	which ca	ed for signed a auses the sign b	oit (bit 7) to cha	inge state.			-bit magnitude
		<ul> <li>occurred for signal</li> <li>low occurred</li> </ul>	gned arithmetic	c (in this arithm	etic operation)		
bit 2	Z: Zero bit						
		It of an arithme It of an arithme			o		
bit 1		urry/Borrow bit <sup>(1)</sup>					
		ADDLW, SUBI					
	•	out from the 4th -out from the 4t			urrea		
bit 0	<b>C:</b> Carry/Bor						
		ADDLW, SUBI	w and SUBWF i	nstructions:			
		out from the Mos -out from the M					
Note 1:			C C			)'s complement	of the second
1018 1.	operand.						01 110 360010
2:	For borrow, the p						

#### EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 7-3:	WRI	TING TO FLASH PRO	GR	
	MOVLW	SIZE_OF_BLOCK	;	number of bytes in erase block
	MOVWF	COUNTER		-
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		-
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_BLOCK				
	TBLRD*+	F	;	read into TABLAT, and inc
	MOVF	TABLAT, W		get data
	MOVWF			store data
		COUNTER		done?
	BRA	READ_BLOCK	;	repeat
MODIFY_WORD				
	MOVLW	DATA_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		
	MOVLW	DATA_ADDR_LOW		
	MOVWF	FSROL		undete buffen und
	MOVLW	NEW_DATA_LOW	'	update buffer word
	MOVWF	POSTINCO NEW_DATA_HIGH		
	MOVLW MOVWF	INDF0		
ERASE_BLOCK	MOVWE	INDFO		
ERASE_BLOCK	MOVLW	CODE_ADDR_UPPER	;	load TBLPTR with the base
	MOVER	TBLPTRU		address of the memory block
	MOVLW	CODE_ADDR_HIGH	,	address of the memory brock
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
	BSF	EECON1, EEPGD	;	point to Flash program memory
	BCF	EECON1, CFGS		access Flash program memory
	BSF	EECON1, WREN		enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	0x55		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	0xAA		
	MOVWF	EECON2	;	write OAAh
	BSF	EECON1, WR		start erase (CPU stall)
	BSF	INTCON, GIE		re-enable interrupts
	TBLRD*-			dummy read decrement
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
WRITE_BUFFER_E				
	MOVLW	SIZE_OF_BLOCK	;	number of bytes in holding register
	MOVWF	COUNTER		
WRITE_BYTE_TO_	_HREGS MOVFF	DOGUTNOO MDEO		get low byte of buffer data
	MOVFF	POSTINCO, WREG TABLAT		present data to table latch
	MOVWF TBLWT+*			write data, perform a short write
	,+1MTGT			to internal TBLWT holding register.
	DECESZ	COUNTER		loop until buffers are full
	GOTO	WRITE_BYTE_TO_HREGS	,	Toop anort parters are rart

# 11.4 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISC and LATC. Only PORTC pins, RC2 through RC7, are digital only pins.

PORTC is multiplexed with ECCP, MSSP and EUSART peripheral functions (Table 11-5). The pins have Schmitt Trigger input buffers. The pins for ECCP, SPI and EUSART are also configurable for open-drain output whenever these functions are active. Open-drain configuration is selected by setting the SSP1OD, CCPxOD and U1OD control bits in the registers, ODCON1 and ODCON3.

RC1 is normally configured as the default peripheral pin for the ECCP2 module. The assignment of ECCP2 is controlled by Configuration bit, CCP2MX (default state, CCP2MX = 1).

When enabling peripheral functions, use care in defining TRIS bits for each PORTC pin. Some peripherals can override the TRIS bit to make a pin an output or input. Consult the corresponding peripheral section for the correct TRIS bit settings.

**Note:** These pins are configured as digital inputs on any device Reset.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

The RC<7:1> pins are multiplexed with LCD segment drives that are controlled by bits in the registers: LCDSE1, LCDSE2, LCDSE3 and LCDSE4.

RC0 and RC1 pins serve as the input pins for the SOSC oscillator. On a power-up, these pins are defined as SOSC pins. In order to make these ports have digital I/O port functionality, the CONFI1L<4:3> should be set to '10' (Digital SCLKI mode). I/O port functionality is only available when the LCD segments are disabled.

	EXAMPLE 11-3:	INITIALIZING PORTC
--	---------------	--------------------

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

### TABLE 11-14: PORTG FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RG2/RX2/DT2/	RG2	0	0	DIG	LATG<2> data output.		
AN18/C3INA		1	Ι	ST	PORTG<2> data input.		
	RX2	1	Ι	ST	Asynchronous serial receive data input (EUSART module).		
·	DT2	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.		
					Synchronous serial data input (EUSART module); user must configure as an input.		
	AN18	1	I	ANA	A/D Input Channel 18. Default input configuration on POR; does not affect digital output.		
	C3INA	х	Ι	ANA	Comparator 3 Input A.		
RG3/CCP4/AN17/	RG3	0	0	DIG	LATG<3> data output.		
P3D/C3INB		1	Ι	ST	PORTG<3> data input.		
	CCP4	0	0	DIG	CCP4 compare/PWM output; takes priority over port data.		
		1	I	ST	CCP4 capture input.		
	AN17	1	I	ANA	A/D Input Channel 17. Default input configuration on PR; does not affect digital output.		
	C3INB	х	Ι	ANA	Comparator 3 Input B.		
	P3D	0	0	—	ECCP3 PWM Output D. May be configured for tri-state during Enhanced PWM.		
RG4/SEG26/	RG4	0	0	DIG	LATG<4> data output.		
RTCC/T7CKI/		1	Ι	ST	PORTG<4> data input.		
T5G/CCP5/ AN16/P1D/	SEG26	1	0	ANA	LCD Segment 26 output; disables all other pin functions.		
C3INC	RTCC	x	0	DIG	RTCC output.		
	T7CKI	x	-	ST	Timer7 clock input.		
	T5G	x	Ι	ST	Timer5 external clock gate input.		
	CCP5	0	0	DIG	CCP5 compare/PWM output; takes priority over port data.		
		1	Ι	ST	CCP5 capture input.		
·	AN16	1	I	ANA	A/D Input Channel 17. Default input configuration on POR; does not affect digital output.		
	C3INC	x	Ι	ANA	Comparator 3 Input C.		
	P1D	0	0	_	ECCP1 PWM Output D. May be configured for tri-state during Enhanced PWM.		
RG5			I	ST	See the MCLR/RG5 pin.		

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

### TABLE 11-15: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTG	_		RG5 <sup>(1)</sup>	RG4	RG3	RG2	RG1	RG0	78
TRISG	—	—	—	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	78
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	83
ANCON2	ANSEL23	ANSEL22	ANSEL21	ANSEL20	ANSEL19	ANSEL18	ANSEL17	ANSEL16	81
ODCON1	SSP10D	CCP2OD	CCP10D	_	_	_	_	SSP2OD	81
ODCON2	CCP100D <sup>(2)</sup>	CCP90D <sup>(2)</sup>	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD	81

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

#### R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TMRxCS1 TMRxCS0 TxCKPS1 TxCKPS0 SOSCEN TxSYNC **RD16 TMRxON** bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7-6 TMRxCS<1:0>: Timerx Clock Source Select bits 10 = The Timer1 clock source is either a pin or an oscillator depending on the SOSCEN bit. SOSCEN = 0: External clock is from the T1CKI pin (on the rising edge). SOSCEN = 1: Crystal oscillator is on the SOSCI/SOSCO pins. 01 = Timerx clock source is the system clock (Fosc)<sup>(1)</sup> 00 = Timerx clock source is the instruction clock (Fosc/4) bit 5-4 TxCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value SOSCEN: SOSC Oscillator Enable bit bit 3 1 = SOSC is enabled for Timerx (based on SOSCSEL fuses) 0 = SOSC is disabled for Timerx bit 2 TxSYNC: Timerx External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.) When TMRxCS<1:0> = 10: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMRxCS<1:0> = 0x: This bit is ignored; Timer3 uses the internal clock. bit 1 RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timerx in one 16-bit operation 0 = Enables register read/write of Timerx in two 8-bit operations bit 0 TMRxON: Timerx On bit 1 =Enables Timerx 0 = Stops Timerx

#### REGISTER 15-1: TxCON: TIMER3/5/7 CONTROL REGISTER

**Note 1:** The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

# REGISTER 17-11: HOUR: HOUR VALUE REGISTER<sup>(1)</sup>

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	— HRTEN1		HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>HRTEN&lt;1:0&gt;:</b> Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	<b>HRONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

### REGISTER 17-12: MINUTE: MINUTE VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	<b>MINTEN&lt;2:0&gt;:</b> Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5.
bit 3-0	<b>MINONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9.

### REGISTER 17-13: SECOND: SECOND VALUE REGISTER

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	<b>SECTEN&lt;2:0&gt;:</b> Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5.
bit 3-0	<b>SECONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

© 2009-2011 Microchip Technology Inc.

### REGISTER 19-2: CCPTMRS0: CCP TIMER SELECT 0 REGISTER

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| C3TSEL1 | C3TSEL0 | C2TSEL2 | C2TSEL1 | C2TSEL0 | C1TSEL2 | C1TSEL1 | C1TSEL0 |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

C3TSEL<1:0>: ECCP3 Timer Selection bits
00 = ECCP3 is based off of TMR1/TMR2 01 = ECCP3 is based off of TMR3/TMR4
10 = ECCP3 is based off of TMR3/TMR6 11 = ECCP3 is based off of TMR3/TMR8
C2TSEL<2:0>: ECCP2 Timer Selection bits
<ul> <li>000 = ECCP2 is based off of TMR1/TMR2</li> <li>001 = ECCP2 is based off of TMR3/TMR4</li> <li>010 = ECCP2 is based off of TMR3/TMR6</li> <li>011 = ECCP2 is based off of TMR3/TMR8</li> <li>100 = ECCP2 is based off of TMR3/TMR10; option is reserved on the 32-Kbyte device variant; do not use</li> </ul>
101 = Reserved; do not use 110 = Reserved; do not use
111 = Reserved; do not use
C1TSEL<2:0>: ECCP1 Timer Selection bits 000 = ECCP1 is based off of TMR1/TMR2 001 = ECCP1 is based off of TMR3/TMR4 010 = ECCP1 is based off of TMR3/TMR6 011 = ECCP1 is based off of TMR3/TMR8 100 = ECCP1 is based off of TMR3/TMR10; option is reserved on the 32-Kbyte device variant; do not use 101 = ECCP1 is based off of TMR3/TMR12; option is reserved on the 32-Kbyte device variant; do not use 110 = Reserved; do not use 111 = Reserved; do not use

## 19.4 PWM (Enhanced Mode)

The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10 bits of resolution. It can do this through four different PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the PxM bits of the CCPxCON register must be set appropriately.


The PWM outputs are multiplexed with I/O pins and are designated: PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Table 19-1 provides the pin assignments for each Enhanced PWM mode.

Figure 19-3 provides an example of a simplified block diagram of the Enhanced PWM module.

**Note:** To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

### FIGURE 19-3: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



Note:The TRIS register value for each PWM output must be configured appropriately.Any pin not used by an Enhanced PWM mode is available for alternate pin functions.

# 19.4.8 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2/4/6/8 will not increment and the state of the module will not change. If the ECCPx pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from HF-INTOSC and the postscaler may not be immediately stable.

In PRI\_IDLE mode, the primary clock will continue to clock the ECCPx module without change.

### 19.4.8.1 Operation with Fail-Safe Clock Monitor (FSCM)

If the Fail-Safe Clock Monitor (FSCM) is enabled, a clock failure will force the device into the power-managed RC\_RUN mode and the OSCFIF bit of the PIR2/4/6/8 register will be set. The ECCPx will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

### 19.4.9 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the ECCP registers to their Reset states. This forces the ECCP module to reset to a state compatible with previous, non-Enhanced CCP modules used on other PIC18 and PIC16 devices.

### 27.1 CTMU Registers

The control registers for the CTMU are:

- CTMUCONH
- CTMUCONL
- CTMUICON

The CTMUCONH and CTMUCONL registers (Register 27-1 and Register 27-2) contain control bits for configuring the CTMU module edge source selection, edge source polarity selection, edge sequencing, A/D trigger, analog circuit capacitor discharge and enables. The CTMUICON register (Register 27-3) has bits for selecting the current source range and current source trim.

### REGISTER 27-1: CTMUCONH: CTMU CONTROL HIGH REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CTMUEN: CTMU Enable bit
	<ul><li>1 = Module is enabled</li><li>0 = Module is disabled</li></ul>
bit 6	Unimplemented: Read as '0'
bit 5	CTMUSIDL: Stop in Idle Mode bit
	<ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>
bit 4	TGEN: Time Generation Enable bit
	<ul><li>1 = Enables edge delay generation</li><li>0 = Disables edge delay generation</li></ul>
bit 3	EDGEN: Edge Enable bit
	1 = Edges are not blocked
	0 = Edges are blocked
bit 2	EDGSEQEN: Edge Sequence Enable bit
	<ul> <li>1 = Edge 1 event must occur before Edge 2 event can occur</li> <li>0 = No edge sequence is needed</li> </ul>
bit 1	IDISSEN: Analog Current Source Control bit
	<ul><li>1 = Analog current source output is grounded</li><li>0 = Analog current source output is not grounded</li></ul>
bit 0	<b>CTTRIG:</b> Trigger Control bit 1 = Trigger output is enabled 0 = Trigger output is disabled

RCA	LL	Relative C	all				
Synta	ax:	RCALL n	l				
Oper	ands:	-1024 ≤ n ≤	≤ 1023				
Oper	ation:	· · ·	$(PC) + 2 \rightarrow TOS,$ (PC) + 2 + 2n $\rightarrow$ PC				
Statu	s Affected:	None					
Enco	ding:	1101	1nnn	nnn	n nnnn		
Description: Subroutine call with a jump up to 1 from the current location. First, retu address (PC + 2) is pushed onto th stack. Then, add the 2's complement number '2n' to the PC. Since the PC have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.				First, return d onto the complement ce the PC will the next ss will be			
Word	ls:	1	1				
Cycle	es:	2	2				
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal 'n'	Proce Data		Write to PC		
		PUSH PC to stack					
	No	No	No	T	No		

operation

RES	ET	Reset							
Synta	ax:	RESET	RESET						
Oper	ands:	None	None						
Oper	ation:		Reset all registers and flags that are affected by a MCLR Reset.						
Statu	is Affected:	All	All						
Enco	oding:	0000	0000 1111 11			1111			
Desc	cription:		This instruction provides a way to execute a MCLR Reset in software.						
Word	ls:	1	1						
Cycle	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q3	3		Q4			
	Decode	Start	No			No			
		reset	operat	ion	ор	eration			

Example:

After Instruction

 mouraouor	•	
Registers Flags*		Reset Value Reset Value

RESET

Example: HERE RCALL Jump

operation

operation

Before Instruction

operation

PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F8	7K90 Family	Standard ( Operating			-40°C ≤ TA ≤	otherwise stated) +85°C for industrial +125°C for extended		
Param No.	Device	Тур	Max	Units		Conditions		
	Supply Current (IDD) <sup>(2,3)</sup>							
	All devices	5.3	10	μA	-40°C			
		5.5	10	μA	+25°C	VDD = 1.8V <sup>(4)</sup>		
		5.5	10	μA	+85°C	Regulator Disabled		
		12	24	μA	+125°C			
	All devices	10	15	μA	-40°C			
		10	16	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 31 kHz ( <b>RC_RUN</b> mode, LF-INTOSC)	
		11	17	μA	+85°C	Regulator Disabled		
		15	35	μA	+125°C			
	All devices	70	180	μA	-40°C			
		80	185	μA	+25°C	VDD = 5V <sup>(5)</sup>		
		90	190	μA	+85°C	Regulator Enabled		
		200	500	μA	+125°C			
	All devices	410	850	μA	-40°C			
		410	800	μA	+25°C	VDD = 1.8V <sup>(4)</sup>		
		410	830	μA	+85°C	Regulator Disabled		
		700	1500	μA	+125°C			
	All devices	680	990	μA	-40°C		Fosc = 1 MHz	
		680	960	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	( <b>RC RUN</b> mode,	
		670	950	μA	+85°C	Regulator Disabled	HF-INTOSC)	
		800	1700	μA	+125°C			
	All devices	760	1400	μA	-40°C			
		780	1400	μA	+25°C	VDD = 5V <sup>(5)</sup>		
		800	1500	μA	+85°C	Regulator Enabled		
		1200	2400	μA	+125°C			

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- 7: 48 MHz maximum frequency at 125°C.

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F8	7K90 Family	Standard ( Operating			-40°C ≤ TA ≤	otherwise stated) +85°C for industrial +125°C for extended		
Param No.	Device	Тур	Max	Units		Conditions	5	
	Supply Current (IDD) Cont	(2,3)						
	All devices		5.5	μA	-40°C			
		2.1	5.7	μA	+25°C	VDD = 1.8V <sup>(4)</sup>		
		2.2	6.0	μA	+85°C	Regulator Disabled		
		10	20	μA	+125°C			
	All devices	3.7	7.5	μA	-40°C			
		3.9	7.8	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 31 kHz	
		3.9	8.5	μA	+85°C	Regulator Disabled	( <b>RC_IDLE</b> mode, LF-INTOSC)	
		12	24	μA	+125°C			
	All devices	70	180	μA	-40°C			
		80	190	μA	+25°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled		
		80	200	μA	+85°C			
		200	420	μA	+125°C			
	All devices	330	650	μA	-40°C	VDD = 1.8V <sup>(4)</sup>		
		330	640	μA	+25°C			
		330	630	μA	+85°C	Regulator Disabled		
		500	850	μA	+125°C		<b>F ( )</b>	
	All devices	520	850	μA	-40°C			
		520	900	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 1 MHz ( <b>RC_IDLE</b> mode,	
		520	850	μA	+85°C	Regulator Disabled	HF-INTOSC)	
		800	1200	μA	+125°C			
	All devices	590	940	μA	-40°C			
		600	960	μA	+25°C	VDD = 5V <sup>(5)</sup>		
		620	990	μA	+85°C	Regulator Enabled		
		1000	1400	μA	+125°C			
	All devices	470	770	μA	-40°C			
		470	770	μA	+25°C	VDD = 1.8V <sup>(4)</sup>		
		460	760	μA	+85°C	Regulator Disabled		
		700	1000	μA	+125°C			
	All devices	800	1400	μA	-40°C		Fosc = 4 MHz	
		800	1350	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	( <b>RC_IDLE</b> mode,	
		790	1300	μA	+85°C	Regulator Disabled	internal HF-INTOSC)	
		1100	1400	μA	+125°C		)	
	All devices	880	1600	μA	-40°C			
		890	1700	μA	+25°C	VDD = 5V <sup>(5)</sup>		
		910	1800	μA	+85°C	Regulator Enabled		
		1200	2200	μA	+125°C			

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.


**3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

- 6: LCD glass is not connected; resistor current is not included.
- **7:** 48 MHz maximum frequency at 125°C.








# TABLE 31-20: MSSP I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		generated
92	TSU:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.








### TABLE 31-22: EUSART/AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	_	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	TDTRF	Data Out Rise Time and Fall Time	—	20	ns	

### FIGURE 31-20: EUSART/AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 31-23: EUSART/AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before $CKx \downarrow (DTx hold time)$	10		ns	
126	TCKL2DTL	Data Hold after CKx $\downarrow$ (DTx hold time)	15		ns	

### TABLE 31-24: ULTRA LOW-POWER WAKE-UP SPECIFICATIONS

		ng Conditions: 3.0V < VDD < 3.6V ature -40°C $\leq$ TA $\leq$ +85°C (unless otherwis	se stated	)			
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
Dxxx	IULP	Ultra Low-Power Wake-up Sink Current	—	60			Net of I/O leakage and current sink at 1.6V on pin, VDD = 3.3V


<sup>© 2009-2011</sup> Microchip Technology Inc.

## 32.2 Package Details

The following sections give the technical details of the packages.

### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

Timing Diagrams	
A/D Conversion	
Automatic Baud Rate Calculation	. 358
Auto-Wake-up Bit (WUE) During Normal	
Operation	
Auto-Wake-up Bit (WUE) During Sleep	
Baud Rate Generator with Clock Arbitration	
BRG Overflow Sequence	. 358
BRG Reset Due to SDAx Arbitration During	
Start Condition	
Brown-out Reset (BOR)	. 528
Bus Collision During a Repeated Start	
Condition (Case 1)	. 346
Bus Collision During a Repeated Start	
Condition (Case 2)	. 346
Bus Collision During a Start Condition	
(SCLx = 0)	. 345
Bus Collision During a Stop Condition	
(Case 1)	. 347
Bus Collision During a Stop Condition	
(Case 2)	. 347
Bus Collision During Start Condition	
(SDAx Only)	
Bus Collision for Transmit and Acknowledge	
Capture/Compare/PWM (ECCP1, ECCP2)	
CLKO and I/O	
Clock Synchronization	
Clock/Instruction Cycle	
EUSART Asynchronous Reception EUSART Asynchronous Transmission	
EUSART Asynchronous Transmission	. 360
(Back-to-Back)	260
EUSART Synchronous Master Transmission	
EUSART Synchronous Transmission	. 307
(Master/Slave)	541
EUSART/AUSART Synchronous Receive	
(Master/Slave)	541
Example SPI Master Mode (CKE = 0)	
Example SPI Master Mode (CKE = 1)	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	.536
External Clock	
Fail-Safe Clock Monitor (FSCM)	
First Start Bit Timing	
Full-Bridge PWM Output	
Half-Bridge PWM Output	
High/Low-Voltage Detect Characteristics	
High-Voltage Detect Operation (VDIRMAG = 1)	404
I <sup>2</sup> C Acknowledge Sequence	. 342
I <sup>2</sup> C Bus Data	. 538
I <sup>2</sup> C Bus Start/Stop Bits	
I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)	
I <sup>2</sup> C Master Mode (7-Bit Reception)	. 341
I <sup>2</sup> C Slave Mode (10-Bit Reception, SEN = 0,	
ADMSK = 01001)	
$I_2^2$ C Slave Mode (10-Bit Reception, SEN = 0)	
$I_2^2$ C Slave Mode (10-Bit Reception, SEN = 1)	
I <sup>2</sup> C Slave Mode (10-Bit Transmission)	. 327
$I^2C$ Slave Mode (7-Bit Reception, SEN = 0,	0.0
ADMSK = 01011)	
$l^2C$ Slave Mode (7-Bit Reception, SEN = 0)	
$I^{2}C$ Slave Mode (7-Bit Reception, SEN = 1)	. 330
I <sup>2</sup> C Slave Mode (7-Bit Transmission)	324
I <sup>2</sup> C Slave Mode General Call Address Sequence	222
(7 or 10-Bit Addressing Mode)	. 332

I <sup>2</sup> C Stop Condition Receive or Transmit Mode	342
LCD Interrupt Timing in Quarter Duty Cycle Drive	
LCD Reference Ladder Power Mode Switching	
LCD Sleep Entry/Exit When SLPEN = 1 or CS = 00	
Low-Voltage Detect Operation (VDIRMAG = 0)	
MSSP I <sup>2</sup> C Bus Data	539
MSSP I <sup>2</sup> C Bus Start/Stop Bits	539
PWM Auto-Shutdown with Auto-Restart Enabled,	
PxRSEN = 1	266
PWM Auto-Shutdown with Firmware Restart,	200
PxRSEN = 0	266
PWM Direction Change	
PWM Direction Change at Near 100%	200
Duty Cycle	264
PWM Output	
PWM Output (Active-High)	
PWM Output (Active-Low)	
Repeated Start Condition	
Reset, Watchdog Timer (WDT), Oscillator Start-up	550
Timer (OST) and Power-up Timer (PWRT)	528
Send Break Character Sequence	
Slave Synchronization	
Slow Rise Time (MCLR Tied to VDD,	209
VDD Rise > TPWRT)	70
SPI Mode (Master Mode)	
SPI Mode (Slave Mode, CKE = 0) SPI Mode (Slave Mode, CKE = 1)	
	310
Steering Event at Beginning of Instruction	070
(STRSYNC = 1)	270
Steering Event at End of Instruction	070
(STRSYNC = 0)	270
Synchronous Master Transmission	
(Through TXEN)	
Synchronous Reception (Master Mode, SREN)	
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not	369
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not	369 73
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2	369 73
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up	369 73 73
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT)	369 73 73 72
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation	369 73 73 72 234
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock	369 73 73 72 234 531
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time- <u>out Sequence</u> on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode	369 73 73 72 234 531 193
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode	369 73 73 72 234 531 193
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle	369 73 73 72 234 531 193 196
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode	369 73 73 72 234 531 193 196 197
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer1 Gate Toggle Mode	369 73 73 72 234 531 193 196 197 195
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode	<ul> <li>369</li> <li> 73</li> <li> 72</li> <li>234</li> <li>531</li> <li>193</li> <li>196</li> <li>197</li> <li>195</li> <li>206</li> </ul>
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Toggle Mode Timer1 Gate Toggle Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse Mode	<ul> <li>369</li> <li> 73</li> <li> 72</li> <li>234</li> <li>531</li> <li>193</li> <li>196</li> <li>197</li> <li>195</li> <li>206</li> </ul>
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Toggle Mode Timer1 Gate Toggle Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle	369 73 73 72 234 531 193 196 197 195 206 208
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode	369 73 73 72 234 531 193 196 197 195 206 208 209
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode	369 73 73 72 234 531 193 196 197 195 206 208 209 207
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode	369 73 73 72 234 531 193 196 197 195 206 208 209 207 59
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Time	369 73 73 73 72 234 531 193 196 197 195 206 208 209 207 59 55
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Entry to Sleep Mode	369 73 73 73 72 234 531 193 196 197 195 206 208 209 207 59 55
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time- <u>out Sequence on Power-up</u> (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Two-Speed Start-up	369 73 73 72 234 531 193 196 206 208 209 207 59 55 58
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to SEC_RUN Mode Transition for Two-Speed Start-up (INTOSC to HSPLL)	369 73 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time- <u>out Sequence on Power-up</u> (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Two-Speed Start-up (INTOSC to HSPLL) Transition for Wake from Idle to Run Mode	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to SEC_RUN Mode Transition for Entry to Sleep Mode Transition for Wake from Idle to Run Mode Transition for Wake from Sleep (HSPLL)	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59 58
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation. Timer0 and Timer1 External Clock. Timer1 Gate Count Enable Mode. Timer1 Gate Single Pulse Mode. Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode. Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Entry to Sleep Mode. Transition for Wake from Idle to Run Mode Transition for Wake from Sleep (HSPLL). Transition from RC_RUN Mode to PRI_RUN Mode	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59 58
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 57
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation. Timer0 and Timer1 External Clock. Timer1 Gate Count Enable Mode. Timer1 Gate Single Pulse Mode. Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to SEC_RUN Mode Transition for Entry to Sleep Mode Transition for Wake from Idle to Run Mode Transition for Wake from Sleep (HSPLL) Transition from RC_RUN Mode to PRI_RUN Mode TRANSION FOR SEC_RUN Mode to PRI_RUN Mode (HSPLL)	369 73 72 234 531 193 196 197 195 206 208 209 207 59 58 444 59 58 57 55
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 58 55 57