# E·XFL

## Zilog - Z86E0412HSG1903 Datasheet



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0412hsg1903

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# DC ELECTRICAL CHARACTERISTICS (Continued)

			$T_A = 0^{\circ}C$	c to +70°C	Typical		-	
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
I <sub>CC1</sub>	Standby Current (Low Noise Mode)	4.5V	·	4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 1 MHz	7
		5.5V		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 1 MHz	7
		4.5V		4.5	2.8	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	7
		5.5V		4.5	2.8	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	7
		4.5V		5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 4 MHz	7
		5.5V		5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 4 MHz	7
I <sub>CC2</sub>	Standby Current	4.5V		10.0	1.0	μA	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> WDT is not Running	7,8
		5.5V		10.0	1.0	μA	STOP Mode V <sub>IN</sub> = 0V,V <sub>CC</sub> WDT is not Running	7,8
	Auto Latch Low	4.5V	<u></u>	32.0	16	μA	$0V < V_{IN} < V_{CC}$	
	Current	5.5V		32.0	16	μA	$0V < V_{IN} < V_{CC}$	
	Auto Latch High	4.5V		-16.0	-8.0	μA	OV < V <sub>IN</sub> < V <sub>CC</sub>	
	Current	5.5V		-16.0	-8.0	μA	$0V < V_{IN} < V_{CC}$	

### Notes:

1. Port 2 and Port 0 only

2.  $V_{SS} = 0V = GND$ 

 The device operates down to V<sub>LV</sub> of the specified frequency for V<sub>LV</sub>. The minimum operational V<sub>CC</sub> is determined on the value of the voltage V<sub>LV</sub> at the ambient temperature. The V<sub>LV</sub> increases as the temperature decreases.

4.  $V_{CC}$  = 4.5 to 5.5V, typical values measured at  $V_{CC}$  = 5.0V.

The V<sub>CC</sub> voltage specification of 5.5 V guarantees 5.0 V  $\pm$  0.5V with typical values measured at V<sub>CC</sub> = 5.0V.

5. Standard Mode (not Low EMI Mode)

6. Z86E08 only

7. All outputs unloaded and all inputs are at  $V_{CC} \text{ or } V_{SS}$  level.

8. If analog comparator is selected, then the comparator inputs must be at  $V_{CC}$  level.

# DC ELECTRICAL CHARACTERISTICS (Continued)

				40°C to )5°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
lcc	Supply Current	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		4.5V		20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
		5.5V		20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
I <sub>CC1</sub>	Standby Current	4.5V		5.0	2.5	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 2 MHz$	5,7
		5.5V		5.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	5,7
		4.5V	- 184	5.0	3.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 8 MHz$	5,7
		5.5V		5.0	3.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 8 MHz$	5,7
		4.5V		7.0	4.0	mA	HALT Mode $V_{iN} = 0V$ , $V_{CC}$ @ 12 MHz	5,7
		5.5V	· ·	7.0	4.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 12 MHz$	5,7
Icc	Supply Current (Low Noise Mode)	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		4.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		5.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7

# **AC ELECTRICAL CHARACTERISTICS**

# Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Standard Temperature

15				1	Г <sub>А</sub> = 0 °С	to +70 °C	<b>)</b>		
				8 N	ſHz	12	MHz		
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	4.5V	125	DC	83	DC	ns	1
			- 5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise	4.5V	a.	25		15	ns	1
		and Fall Times	5.5V		25		15	ns	1
3	TwC	Input Clock Width	4.5V	62	·	41		ns	1
			5.5V	62		41		ns	1
4	TwTinL	Timer Input Low Width	4.5V	100		100		ns	1
			5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V		8TpC	8TpC			1
			5.5V		8TpC	8TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwiŁ	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	<del></del>	5TpC	5TpC			1,2
		High Time	5.5V		5TpC	5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1
		Delay Time for Timeout	5.5V	12		12		ms	<u>1</u>
11	Tpor	Power-On Reset Time	4.5V	20	80	20	80	ms	1
			5.5V	20	80	20	80	ms	1

### Notes:

1. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

2. Interrupt request through Port 3 (P33-P31).

# **AC ELECTRICAL CHARACTERISTICS**

# Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)

Extended Temperature

				T 8 M		to +105 °C ; 12 N			
No	Rumhal	Deveneter	v	_					
	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	4.5V	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise	4.5V		25		15	ns	1
		and Fall Times	5.5V	-	25		15	ns	1
3	TwC	Input Clock Width	4.5V		62		41	ns	1
			5.5V		62		41	ns	1
4	TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
			5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V	8TpC		8TpC			1
			5.5V	8TpC		8TpC			- 1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwiL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	5TpC		5TpC			1,2
		High Time	5.5V	5TpC		5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	10		10		ms	1
		Delay Time for Timeout	5.5V	10		10		ms	1
11	Tpor	Power-On Reset Time	4.5V	12	100	12	100	ms	1
			5.5V	12	100	12	100	ms	1

### Notes:

1. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

2. interrupt request made through Port 3 (P33-P31).

# **AC ELECTRICAL CHARACTERISTICS**

Low Noise Mode, Standard Temperature

				т	= 0 °C t	o +70 °C			
				1 M		4 M	Hz		
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
		-	5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25	•	25	ns	1
	TfC	and Fall Times	5.5V		25		25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
		-	5.5V	500		125	•	ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
		-	5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC			1
		-	5.5V	2.5TpC		2.5TpC			1
6	TpTin	Timer Input Period	4.5V	4TpC		4TpC			1
		-	5.5V	4TpC		4TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwiL	Int. Request Input	4.5V	70		70	-	ns	1,2
	Low Time	-	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
	High Time	-	5.5V	2.5TpC		2.5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1
		Delay Time for Timeout	5.5V	12		12		ms	1

# Notes:

1. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0. 2. Interrupt request through Port 3 (P33–P31).

Zilog

# **PIN FUNCTIONS** (Continued)

**XTAL1, XTAL2** *Crystal In, Crystal Out* (time-based input and output, respectively). These pins connect a parallelresonant crystal, LC, or an external single-phase clock (8 MHz or 12 MHz max) to the on-chip clock oscillator and buffer.

**Port 0, P02–P00.** Port 0 is a 3-bit bidirectional, Schmitttriggered CMOS-compatible I/O port. These three I/O lines can be globally configured under software control to be inputs or outputs (Figure 7). Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. On Power-up and Reset, the Auto Latch will set the ports to an undetermined state of 0 or 1. Default condition is Auto Latches enabled.




Figure 7. Port 0 Configuration

# PIN FUNCTIONS (Continued)

**Port 3, P33–P31.** Port 3 is a 3-bit, CMOS-compatible port with three fixed input (P33–P31) lines. These three input lines can be configured under software control as digital Schmitt-trigger inputs or analog inputs.

These three input lines are also used as the interrupt sources IRQ0–IRQ3, and as the timer input signal  $T_{\rm IN}$  (Figure 9).





Figure 9. Port 3 Configuration

# FUNCTIONAL DESCRIPTION (Continued)

				R	eset C	onditio	n	- · · · ·		
Addr.	Reg.	D7	D6	D5	D4	D3	D2	D1	D0	Comments
FF	SPL	0	0	0	0	0	0	0	0	
FD	RP	0	0	0	0	0	0	0	0	
FC	FLAGS	U	U	U	U	U	U	U	U	
FB	IMR	0	U	U	U	U	U	U	U	
FA	IRQ	U	U	0	0	0	0	0	0	IRQ3 is used for positive edge detection
F9	IPR	U	Ų	U	U	U	U	U	U	
F8*	P01M	U	U	U	0	U	U	0	1	
F7*	P3M	U	U	U	Ū	U	U	0	0	
F6*	P2M	1	1	1	1	1	1	1	1	Inputs after reset
F5	PRE0	U	U	U	U	U	U	U	0	
F4	T0	U	U	U	U	U	U	U	U	
F3	PRE1	U	Ū	U	Ū	U	Ŭ	0	0	
F2	T1	U	U	U	Ū	U	U	U	U	
F1	TMR	0	0	0	0	0	0	0	0	

Table 3. Control Registers

Note: \*Registers are not reset after a STOP-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to be reconfigured as shown in Table 4 and the user must avoid bus contention on the port pins or it may affect device reliability.



\* Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

**Clock.** The Z8 on-chip oscillator has a high-gain, parallelresonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms. The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directly to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to  $V_{SS}$ , Pin 14 to reduce Ground noise injection.




Figure 16. Oscillator Configuration

			Loa	d Capacitor				
	33	pFd	56	oFd	100	pFd	0.00	1μFd
Resistor (R)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	33K	31K	20K	20K	12K	11K	1.4K	1.4K
560K	56K	52K	34K	32K	20K	19K	2.5K	2.4K
220K	144K	130K	84K	78K	48K	45K	6K	6K
100K	315K	270K	182K	164K	100K	95K	12K	12K
56K	552K	480K	330K	300K	185K	170K	23K	22K
20K	1.4M	1M	884K	740K	500K	450K	65K	61K
10K	2.6M	2M	1.6M	1.3M	980K	820K	130K	123K
5K	4.4M	3M	2.8M	2M	1.7K	1.3M	245K	225K
2K	8M	5M	6M	4M	3.8K	2.7M	600K	536K
1K	12M	7M	8.8M	6M	6.3K	4.2M	1.0M	950K

Notes:

A = STD Mode Frequency. B = Low EMI Mode Frequency.

### Table 6. Typical Frequency vs. RC Values V<sub>cc</sub> = 3.3V @ 25°C

				Load Capac	itor				
Resistor (R)	33 pFd		56	pFd	100	pFd	0.00 1µFd		
	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	
1.0M	18K	18K	12K	12K	7.4K	7.7K	1K	1K	
560K	30K	30K	20K	20K	12K	12K	1.6K	1.6K	
220K	70K	70K	47K	47K	30K	30K	4K	4K	
100K	150K	148K	97K	96K	60K	60K	8K	8K	
56K	268K	250K	176K	170K	100K	100K	15K	15K	
20K	690M	600K	463K	416K	286K	266K	40K	40K	
10K	1.2M	1M	860K	730K	540K	480K	80K	76K	
5K	2M	1.7M	1.5M	1.2M	950K	820K	151K	138K	
2K	4.6M	3M	3.3M	2.4M	2.2M	1.6M	360K	316K	
1K	7M	4.6M	5M	3.6M	3.6K	2.6M	660K	565K	

Notes:

A = STD Mode Frequency.

B = Low EMI Mode Frequency.

HALT Mode. This instruction turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

Note: On the C12 ICEBOX, the IRQ3 does not wake the device out of HALT Mode.

**STOP Mode.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10  $\mu$ A. The STOP Mode is released by a RESET through a Stop-Mode Recovery (pin P27). A Low input condition on P27 releases the STOP Mode. Program execution begins at location 000C(Hex). However, when P27 is used to release the STOP Mode, the I/O port Mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

LD P2M, #1XXX XXXXB NOP STOP

X = Dependent on user's application.

**Note:** A low level detected on P27 pin will take the device out of STOP Mode even if configured as an output.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, such as:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
	or	
FF	NOP	; clear the pipeline
7 <b>F</b>	HALT	; enter HALT Mode

**Watch-Dog Timer** (WDT). The Watch-Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT is refreshed when it is enabled within every 1 Twdt period; otherwise, the controller resets itself, The WDT instruction affects the flags accordingly; Z=1, S=0, V=0.

WDT = 5F (Hex)

**Opcode WDT** (5FH). The first time Opcode 5FH is executed, the WDT is enabled and subsequent execution clears the WDT counter. This must be done at least every  $T_{WDT}$ ; otherwise, the WDT times out and generates a reset. The generated reset is the same as a power-on reset of  $T_{POR}$ , plus 18 XTAL clock cycles. The software enabled WDT does not run in STOP Mode.


**Opcode WDH** (4FH). When this instruction is executed it enables the WDT during HALT. If not, the WDT stops when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT running during HALT Mode. A WDH instruction executed without executing WDT (5FH) has no effect.

**Permanent WDT.** Selecting the hardware enabled Permanent WDT option, will automatically enable the WDT upon exiting reset. The permanent WDT will always run in HALT Mode and STOP Mode, and it cannot be disabled.

Auto Reset Voltage ( $V_{LV}$ ). The Z8 has an auto-reset builtin. The auto-reset circuit resets the Z8 when it detects the  $V_{CC}$  below  $V_{LV}$ .

Figure 17 shows the Auto Reset Voltage versus temperature. If the V<sub>CC</sub> drops below the VCC operating voltage range, the Z8 will function down to the V<sub>LV</sub> unless the internal clock frequency is higher than the specified maximum V<sub>LV</sub> frequency.

# FUNCTIONAL DESCRIPTION (Continued)



### Z86E04/E08 CMOS Z8 OTP Microcontrollers

# Low EMI Emission

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to V<sub>DD</sub> and GND (V<sub>SS</sub>), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as  $\overline{CE}$ , P31 functions as  $\overline{OE}$ , P32 functions as EPM, P33 functions as V<sub>PP</sub>, and P02 functions as PGM.

**ROM Protect.** ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI **are supported** (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and  $\overline{CE}$  pins be clamped to V<sub>CC</sub> through a diode to V<sub>CC</sub> to prevent accidentally entering the OTP Mode. The V<sub>PP</sub> requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

**WDT Enable.** The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

**EPROM/Test Mode Disable.** The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

**User Modes.** Table 7 shows the programming voltage of each mode.

Programming Modes	$V_{_{PP}}$	EPM	CE	ŌĒ	PGM	ADDR	DATA	V <sub>cc</sub> *
EPROM READ	NU	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	5.0V
PROGRAM	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>	ADDR	In	6.4V
PROGRAM VERIFY	V <sub>H</sub>	ViH	V <sub>IL</sub>	VIL	V <sub>IH</sub>	ADDR	Out	6.4V
EPROM PROTECT	V <sub>H</sub>	V <sub>H</sub>	V <sub>H</sub>	VIH	V <sub>IL</sub>	NU	NU	6.4V
LOW NOISE SELECT	V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	VIH	V <sub>IL</sub>	NU	NU	6.4V
AUTO LATCH DISABLE	V <sub>H</sub>	VIH	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
WDT ENABLE	V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	VIH	VIL	NU	NU	6.4V
EPROM/TEST MODE	V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V

# Table 7. OTP Programming Table

### Notes:

- 1.  $V_{H} = 12.75V \pm 0.25 V_{DC}$ .
- 2.  $V_{IH}$  = As per specific Z8 DC specification.
- 3. V<sub>IL</sub>= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to  $V_H$  or  $V_{IH}$  level.
- 5. NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.
- 6.  $I_{PP}$  during programming = 40 mA maximum.
- 7.  $I_{CC}$  during programming, verify, or read = 40 mA maximum.
- 8. \*  $V_{CC}$  has a tolerance of ±0.25V.






Figure 18. Z86E04/E08 Address Counter Waveform








Figure 21. Z86E04/E08 Programming Options Waveform (EPROM Protect and Low Noise Program) Zilog

# FUNCTIONAL DESCRIPTION (Continued)






Figure 23. Z86E04/E08 Programming Algorithm


# **Z8 CONTROL REGISTERS** (Continued)




### Figure 31. Port 0 and 1 Mode Register (F8<sub>H</sub>: Write Only)



### Figure 32. Interrupt Priority Register (F9<sub>H</sub>: Write Only)









### Figure 34. Interrupt Mask Register (FB<sub>H</sub>: Read/Write)

R252 Flags




### Figure 35. Flag Register (FC<sub>H</sub>: Read/Write)



Default After Reset = 00H

### Figure 36. Register Pointer (FD<sub>H</sub>: Read/Write)



Stack Pointer Lower Byte (SP 7 - SP 0)

Figure 37. Stack Pointer (FF<sub>H</sub>: Read/Write)

### **Pre-Characterization Product:**

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com