

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0412peg1903

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **GENERAL DESCRIPTION** (Continued)




Figure 2. EPROM Programming Mode Block Diagram

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 5).




Figure 5. Test Load Diagram

#### **CAPACITANCE**

 $T_A = 25$ °C,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

Output capacitance	Min	Max
Input capacitance	0	10 pF
Output capacitance	0	20 pF
I/O capacitance	0	25 pF

# DC ELECTRICAL CHARACTERISTICS

Standard Temperature

			$T_A = 0^{\circ}C$	to +70°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
VINMAX	Max Input Voltage	4.5V	<u> </u>	12		V	I <sub>In</sub> <250 μA	1
		5.5V		12		٧	I <sub>In</sub> <250 μΑ	1
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	٧	Driven by External Clock Generator	
		5.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	- "
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V		
<del></del>		5.5V	$0.7  V_{CC}$	V <sub>CC</sub> +0.3	2.8	V		
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>SS</sub> -0.3	$0.2\mathrm{V_{CC}}$	1.5	٧		
V <sub>OH</sub>	Output High Voltage	4.5V	V <sub>CC</sub> -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	5
		5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
		4.5V	V <sub>CC</sub> -0.4		4.8	٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	*** **
		5.5V	V <sub>CC</sub> -0.4		4.8	٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.8	0.1	٧	$I_{OL} = +4.0 \text{ mA}$	5
	•	5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	5
	•	4.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
	•	5.5V	<u>.</u>	0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
V <sub>OL2</sub>	Output Low Voltage	4.5V		0.8	0.8	٧	I <sub>OL</sub> = +12 mA,	5
	•	5.5V		0.8	0.8	٧	l <sub>OL</sub> = +12 mA,	5
VOFFSET	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
$V_{LV}$	V <sub>CC</sub> Low Voltage Auto Reset		2.2	3.0	2.8	V	@ 6 MHz Max. Int. CLK Freq.	<u>.</u>
I <sub>IL</sub>	Input Leakage	4.5V	-1.0	1.0		μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
	(Input Bias Current of Comparator)	5.5V	-1.0	1.0	· ·	μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	· · · · · · · · · · · · · · · · · · ·
I <sub>OL</sub>	Output Leakage	4.5V	-1.0	1.0		μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
	•	5.5V	-1.0	1.0		μА	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input Common Mode Voltage Range		0	V <sub>CC</sub> -1.0		V		

### **DC ELECTRICAL CHARACTERISTICS (Continued)**

		-	T <sub>A</sub> = 0°0	C to +70°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
I <sub>CC1</sub>	Standby Current	4.5V		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V,	7
	(Low Noise Mode)						V <sub>CC</sub> @ 1 MHz	
		5.5V		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V,	7
							V <sub>CC</sub> @ 1 MHz	
		4.5V		4.5	2.8	mA	HALT Mode V <sub>IN</sub> = 0V,	7
							V <sub>CC</sub> @ 2 MHz	
		5.5V	*****	4.5	2.8	mA	HALT Mode V <sub>IN</sub> = 0V,	7
							V <sub>CC</sub> @ 2 MHz	
		4.5V		5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V,	7
							V <sub>CC</sub> @ 4 MHz	
		5.5V		5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V,	7
							V <sub>CC</sub> @ 4 MHz	
$I_{CC2}$	Standby Current	4.5V		10.0	1.0	μΑ	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub>	7,8
					· •		WDT is not Running	
		5.5V		10.0	1.0	μА	STOP Mode V <sub>IN</sub> = 0V,V <sub>CC</sub>	7,8
							WDT is not Running	
I <sub>ALL</sub>	Auto Latch Low	4.5V		32.0	16	μА	0V < V <sub>IN</sub> < V <sub>CC</sub>	<del></del>
	Current	5.5V		32.0	16	μА	0V < V <sub>IN</sub> < V <sub>CC</sub>	-
I <sub>ALH</sub>	Auto Latch High	4.5V	mak.	-16.0	-8.0	μА	OV < V <sub>IN</sub> < V <sub>CC</sub>	-
	Current	5.5V		-16.0	-8.0	μА	0V < V <sub>IN</sub> < V <sub>CC</sub>	

- 1. Port 2 and Port 0 only
- 2.  $V_{SS} = 0V = GND$
- 3. The device operates down to  $V_{LV}$  of the specified frequency for  $V_{LV}$ . The minimum operational  $V_{CC}$  is determined on the value of the voltage  $V_{LV}$  at the ambient temperature. The  $V_{LV}$  increases as the temperature decreases.
- 4.  $V_{CC}$  = 4.5 to 5.5V, typical values measured at  $V_{CC}$  = 5.0V. The  $V_{CC}$  voltage specification of 5.5 V guarantees 5.0 V  $\pm$  0.5V with typical values measured at  $V_{CC}$  = 5.0V.
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at  $\rm V_{\rm CC}$  or  $\rm V_{\rm SS}$  level.
- 8. If analog comparator is selected, then the comparator inputs must be at  $V_{\rm CC}$  level.

## **AC ELECTRICAL CHARACTERISTICS**

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Standard Temperature

15				7	T <sub>A</sub> = 0 °C	to +70 °C	•	<u></u>	
				8 N	lHz	12	MHz		
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	TpC	Input Clock Period	4.5V	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise	4.5V	-8.	25		15	ns	1
		and Fall Times	5.5V		25		15	ns	1
3	TwC	Input Clock Width	4.5V	62		41		ns	1
			5.5V	62		41	,	ns	1
4	TwTinL	Timer Input Low Width	4.5V	100		100		ns	1
			5.5V	70	1	70		ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V		8TpC	8TpC		***	1
			5.5V		8TpC	8TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwiL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	<del></del>	5TpC	5TpC			1,2
		High Time	5.5V		5TpC	5TpC		-	1,2
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1
		Delay Time for Timeout	5.5V	12	·	12	· ·	ms	1
11	Tpor	Power-On Reset Time	4.5V	20	80	20	80	ms	1
			5.5V	20	80	20	80	ms	1

<sup>1.</sup> Timing Reference uses 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

<sup>2.</sup> Interrupt request through Port 3 (P33-P31).

# **AC ELECTRICAL CHARACTERISTICS**

Low Noise Mode, Standard Temperature

				Т	_= 0 °C t	o +70 °C			
				1 M		4 M	Hz		
No	Symbol	Parameter	$v_{cc}$	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
		-	5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25		25	ns	1
	TfC	and Fall Times	5.5V		25	,	25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
		-	5.5V	500		125		ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70	•	70		ns	1
		-	5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC			1
		-	5.5V	2.5TpC		2.5TpC		.,	1
6	TpTin	Timer Input Period	4.5V	4TpC		4TpC			1
		-	5.5V	4TpC		4TpC			1
7	TrTin,	Timer Input Rise	4.5V	· ·	100	<del></del>	100	ns	1
	TtTìn	and Fall Time	5.5V		100		100	ns	1
8	TwiL	Int. Request Input	4.5V	70		70	_	ns	1,2
	Low Time	•	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
	High Time	•	5.5V	2.5TpC		2.5TpC	<del></del>		1,2
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1
		Delay Time for Timeout	5.5V	12		12		ms	1

- Timing Reference uses 0.7 V<sub>CC</sub> for a logic 1 and 0.2 V<sub>CC</sub> for a logic 0.
  Interrupt request through Port 3 (P33–P31).

### PIN FUNCTIONS (Continued)

**XTAL1, XTAL2** Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallel-resonant crystal, LC, or an external single-phase clock (8 MHz or 12 MHz max) to the on-chip clock oscillator and buffer.

**Port 0, P02—P00.** Port 0 is a 3-bit bidirectional, Schmitt-triggered CMOS-compatible I/O port. These three I/O lines can be globally configured under software control to be inputs or outputs (Figure 7).

**Auto Latch.** The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. On Power-up and Reset, the Auto Latch will set the ports to an undetermined state of 0 or 1. Default condition is Auto Latches enabled.




Figure 7. Port 0 Configuration

Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under software

control to be inputs or outputs, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 8).




Figure 8. Port 2 Configuration

**Program Memory.** The Z86E04/E08 addresses up to 1K/2KB of Internal Program Memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0–1024/2048 are on-chip one-time programmable ROM.

Identifiers 1023/2047 3FFH/7FFH Location of On-Chip First Byte of ROM Instruction Executed After RESET 12 0CH IRQ5 0BH 11 10 IRQ5 0AH IRQ4 9 09H IRQ4 8 08H 7 **IRQ3** 07H Interrupt Vector 6 06H IRQ3 (Lower Byte) IRQ2 5 05H 04H IRQ2 Interrupt Vector 3 IRQ1 03H (Upper Byte) IRQ1 2 02H 1 IRQ0 01H 0 00H IRQ0

Figure 11. Program Memory Map

Register File. The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers R0–R3, R4–R127 and R241–R255, respectively (Figure 12). General-purpose registers occupy the 04H to 7FH address space. I/O ports are mapped as per the existing CMOS Z8.

Location		Identifiers
255 (FFH)	Stack Pointer (Bits 7-0)	SPL
254 (FE)	General-Purpose Register	GPR
253 (FD)	Register Pointer	RP
252 (FC)	Program Control Flags	FLAGS
251 (FB)	Interrupt Mask Register	IMR
250 (FA)	Interrupt Request Register	IRQ
249 (F9)	Interrupt Priority Register	IPR
248 (F8)	Ports 0-1 Mode	P01M
247 (F7)	Port 3 Mode	РЗМ
246 (F6)	Port 2 Mode	P2M
245 (F5)	TO Prescaler	PRE0
244 (F4)	Timer/Counter 0	<b>Τ</b> 0
243 (F3)	T1 Prescaler	PRE1
242 (F2)	Timer/Counter 1	T1
241 (F1H)	Timer Mode	TMR
128	Not Implemented	
127 (7FH)	General-Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	P1
0 (00H)	Port 0	P0

Figure 12. Register File

The Z8 instructions can access registers directly or indirectly through an 8-bit address field. This allows short 4-bit register addressing using the Register Pointer.

In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer (Figure 13) addresses the starting location of the active working-register group.




Figure 13. Register Pointer

**Stack Pointer.** The Z8 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.


**General-Purpose Registers (GPR).** These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the  $V_{\rm CC}$  voltage-specified operating range. **Note:** Register R254 has been designated as a general-purpose register and is set to 00 Hex after any reset or Stop-Mode Recovery.

**Counter/Timer.** There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 can be driven by the internal clock source only (Figure 14).

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters are also programmed to stop upon reaching zero (Single-Pass Mode) or to automatically reload the initial value and continue counting (Modulo-N Continuous Mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or non-retriggerable, or used as a gate input for the internal clock.



<sup>\*</sup> Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

Table 5. Typical Frequency vs. RC Values V<sub>CC</sub> = 5.0V @ 25°C

			Loa	d Capacitor				
	33	pFd	56	pFd	100 pFd		0.00 1μFd	
Resistor (R)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	33K	31K	20K	20K	12K	11K	1.4K	1.4K
560K	56K	52K	34K	32K	20K	19K	2.5K	2.4K
220K	144K	130K	84K	78K	48K	45K	6K	6K
100K	315K	270K	182K	164K	100K	95K	12K	12K
56K	552K	480K	330K	300K	185K	170K	23K	22K
20K	1.4M	1M	884K	740K	500K	450K	65K	61K
10K	2.6M	2M	1.6M	1.3M	980K	820K	130K	123K
5K	4.4M	3M	2.8M	2M	1.7K	1.3M	245K	225K
2K	8M	5M	6M	4M	3.8K	2.7M	600K	536K
1K	12M	7M	8.8M	6M	6.3K	4.2M	1.0M	950K

Notes:

A = STD Mode Frequency. B = Low EMI Mode Frequency.

Table 6. Typical Frequency vs. RC Values V<sub>cc</sub> = 3.3V @ 25°C

	Load Capacitor										
Resistor (R)	33	pFd	56 pFd		100	pFd	0.00 1μFd				
	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)			
1.0M	18K	18K	12K	12K	7.4K	7.7K	1K	1K			
560K	30K	30K	20K	20K	12K	12K	1.6K	1.6K			
220K	70K	70K	47K	47K	30K	30K	4K	4K			
100K	150K	148K	97K	96K	60K	60K	8K	8K			
56K	268K	250K	176K	170K	100K	100K	15K	15K			
20K	690M	600K	463K	416K	286K	266K	40K	40K			
10K	1.2M	1M	860K	730K	540K	480K	80K	76K			
5K	2M	1.7M	1.5M	1.2M	950K	820K	151K	138K			
2K	4.6M	3M	3.3M	2.4M	2.2M	1.6M	360K	316K			
1K	7M	4.6M	5M	3.6M	3.6K	2.6M	660K	565K			

Notes:

A = STD Mode Frequency.

B = Low EMI Mode Frequency.




Figure 17. Typical Auto Reset Voltage (V<sub>LV</sub>) vs. Temperature

### **Low EMI Emission**

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to  $V_{DD}$  and GND ( $V_{SS}$ ), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as  $\overline{\text{CE}}$ , P31 functions as  $\overline{\text{OE}}$ , P32 functions as EPM, P33 functions as  $V_{PP}$ , and P02 functions as  $\overline{\text{PGM}}$ .

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and  $\overline{\text{CE}}$  pins be clamped to  $V_{\text{CC}}$  through a diode to  $V_{\text{CC}}$  to prevent accidentally entering the OTP Mode. The  $V_{\text{PP}}$  requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

**WDT Enable.** The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

**EPROM/Test Mode Disable.** The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

**User Modes.** Table 7 shows the programming voltage of each mode.

**Table 7. OTP Programming Table** 

$V_{pp}$	EPM	CE	ŌĒ	PGM	ADDR	DATA	V <sub>cc</sub> *
NU	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	5.0V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	ADDR	In	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>1H</sub>	ADDR	Out	6.4V
V <sub>H</sub>	V <sub>H</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	VIH	V <sub>IL</sub>	NU	NU	6.4V
VH	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
	NU	NU      V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>I</sub>	NU  V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub>	NU      V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub>	NU    V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>I</sub> V <sub>IL</sub> V <sub>IL</sub>	NU      V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> ADDR        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR        V <sub>H</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> NU        V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> NU        V <sub>H</sub> V <sub>I</sub> V <sub>H</sub> V <sub>IL</sub> NU        V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> NU	NU      V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR      Out        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> ADDR      In        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> ADDR      Out        V <sub>H</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU        V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU        V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU        V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU

- 1.  $V_H = 12.75V \pm 0.25 V_{DC}$ .
- 2. V<sub>IH</sub> = As per specific Z8 DC specification.
- 3. V<sub>IL</sub>= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to  $V_H$  or  $V_{IH}$  level.
- 5. NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.
- 6. Ipp during programming = 40 mA maximum.
- I<sub>CC</sub> during programming, verify, or read = 40 mA maximum.
- 8. \* V<sub>CC</sub> has a tolerance of ±0.25V.

Internal Address Counter. The address of Z8 is generated internally with a counter clocked through pin P01 (Clock). Each clock signal increases the address by one and the "high" level of pin P00 (Clear) will reset the address to zero. Figure 18 shows the setup time of the serial address input.

**Programming Waveform.** Figures 19, 20, 21 and 22 show the programming waveforms of each mode. Table 8 shows the timing of programming waveforms.

**Programming Algorithm.** Figure 23 shows the flow chart of the Z8 programming algorithm.

**Table 8. Timing of Programming Waveforms** 

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V <sub>PP</sub> Setup	2		μs
4	V <sub>cc</sub> Setup Time	2		μs
5	Chip Enable Setup Time	2	··	μS
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2	,	μS
8	OE Setup Time	2		μЅ
9	Data Access Time	188		ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width	2.85		ms
12	EPM Setup Time	2		μS
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	Option Program Pulse Width	78		ms
16	OE Width	250	, ··· <u>L. L.</u>	ns
17	Address Valid to OE Low	125	-··-	ns




Figure 18. Z86E04/E08 Address Counter Waveform




Figure 19. Z86E04/E08 Programming Waveform (EPROM Read)




Figure 20. Z86E04/E08 Programming Waveform (Program and Verify)




Figure 21. Z86E04/E08 Programming Options Waveform (EPROM Protect and Low Noise Program)




Figure 22. Z86E04/E08 Programming Options Waveform (Auto Latch Disable, Permanent WDT Enable and EPROM/Test Mode Disable)