



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0412sec1903

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FEATURES

- 14 Input/Output Lines
- Six Vectored, Prioritized Interrupts
 (3 falling edge, 1 rising edge, 2 timers)
- Two Analog Comparators
- Program Options:
 - Low Noise
 - ROM Protect
 - Auto Latch
 - Watch-Dog Timer (WDT)
 - EPROM/Test Mode Disable

- Two Programmable 8-Bit Counter/Timers, Each with
 6-Bit Programmable Prescaler
- WDT/ Power-On Reset (POR)
- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, RC, or External Clock
- Clock-Free WDT Reset
- Low-Power Consumption (50 mw typical)
- Fast Instruction Pointer (1µs @ 12 MHz)
- RAM Bytes (125)

GENERAL DESCRIPTION

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of Zilog's single-chip Z8® MCU family that allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.

Note: All Signals with an overline, "", are active Low, for example: B/W (WORD is active Low); B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V_{SS}




Figure 1. Functional Block Diagram

PIN DESCRIPTION




Figure 3. 18-Pin EPROM Mode Configuration




Figure 4. 18-Pin DIP/SOIC Mode Configuration

Table 1. 18-Pin DIP Pin Identification

EPROM	Programmi	ng Mode			
Pin#	Symbol	Function	Direction		
1–4	D4-D7	Data 4, 5, 6, 7	In/Output		
5	V _{cc}	Power Supply			
6	NC	No Connection			
7	CE	Chip Enable	Input		
8	ŌĒ	Output Enable	Input		
9	EPM	EPROM Prog Mode	Input		
10	V _{PP}	Prog Voltage	Input		
11	Clear	Clear Clock	Input		
12	Clock	Address	Input		
13	PGM	Prog Mode	Input		
14	GND	Ground			
15–18	D0-D3	Data 0,1, 2, 3	In/Output		

Table 2. 18-Pin DIP/SOIC Pin Identification

Standa	rd Mode		
Pin#	Symbol	Function	Direction
1–4	P24-P27	Port 2, Pins 4,5,6,7	In/Output
5	V _{CC}	Power Supply	<u></u>
6	XTAL2	Crystal Osc. Clock	Output
7	XTAL1	Crystal Osc. Clock	Input
8	P31	Port 3, Pin 1, AN1	Input
9	P32	Port 3, Pin 2, AN2	Input
10	P33	Port 3, Pin 3, REF	Input
11–13	P00-P02	Port 0, Pins 0,1,2	In/Output
14	GND	Ground	
15–18	P20-P23	Port 2, Pins 0,1,2,3	In/Output

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability. Total power

dissipation should not exceed 462 mW for the package. Power dissipation is calculated as follows:

Total Power Dissipation = $V_{DD} \times [I_{DD} - (sum of I_{OH})]$ + sum of $[(V_{DD} - V_{OH}) \times I_{OH}]$ + sum of $(V_{0L} \times I_{0L})$

Parameter	Min	Max	Units	Note
Ambient Temperature under Bias	-40	+105	С	
Storage Temperature	-6 5	+150	С	
Voltage on any Pin with Respect to V _{ss}	-0.7	+12	٧	1
Voltage on V _{DD} Pin with Respect to V _{SS}	-0.3	+7	V	
Voltage on Pins 7, 8, 9, 10 with Respect to V _{SS}	-0.6	V _{DD} +1	V	2
Total Power Dissipation		1.65	W	·
Maximum Allowable Current out of V _{SS}	-	300	mA	
Maximum Allowable Current into V _{DD}	- \ W.L	220	mA	
Maximum Allowable Current into an Input Pin	-600	+600	μА	3
Maximum Allowable Current into an Open-Drain Pin	-600	+600	μA	4
Maximum Allowable Output Current Sinked by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA	
Total Maximum Output Current Sinked by a Port		60	mA	
Total Maximum Output Current Sourced by a Port		45	mA	

- 1. This applies to all pins except where otherwise noted. Maximum current into pin must be \pm 600 μ A.
- 2. There is no input protection diode from pin to V_{DD} (not applicable to EPROM Mode).
- 3. This excludes Pin 6 and Pin 7.
- 4. Device pin is not at an output Low state.

DC ELECTRICAL CHARACTERISTICS (Continued)

		-	T _A = 0°0	C to +70°C	Typical			
Sym	Parameter	V _{cc} [4]	Min	Max	@ 25°C	Units	Conditions	Notes
I _{CC1}	Standby Current	4.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V,	7
	(Low Noise Mode)						V _{CC} @ 1 MHz	
		5.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 1 MHz	
		4.5V		4.5	2.8	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 2 MHz	
		5.5V	*****	4.5	2.8	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 2 MHz	
		4.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 4 MHz	
		5.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 4 MHz	
I_{CC2}	Standby Current	4.5V		10.0	1.0	μΑ	STOP Mode V _{IN} = 0V, V _{CC}	7,8
					· •		WDT is not Running	
		5.5V		10.0	1.0	μА	STOP Mode V _{IN} = 0V,V _{CC}	7,8
							WDT is not Running	
I _{ALL}	Auto Latch Low	4.5V		32.0	16	μА	0V < V _{IN} < V _{CC}	
	Current	5.5V		32.0	16	μА	0V < V _{IN} < V _{CC}	-
I _{ALH}	Auto Latch High	4.5V	mak.	-16.0	-8.0	μА	OV < V _{IN} < V _{CC}	-
	Current	5.5V		-16.0	-8.0	μА	0V < V _{IN} < V _{CC}	

- 1. Port 2 and Port 0 only
- 2. $V_{SS} = 0V = GND$
- 3. The device operates down to V_{LV} of the specified frequency for V_{LV} . The minimum operational V_{CC} is determined on the value of the voltage V_{LV} at the ambient temperature. The V_{LV} increases as the temperature decreases.
- 4. V_{CC} = 4.5 to 5.5V, typical values measured at V_{CC} = 5.0V. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5V with typical values measured at V_{CC} = 5.0V.
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at $\rm V_{\rm CC}$ or $\rm V_{\rm SS}$ level.
- 8. If analog comparator is selected, then the comparator inputs must be at $V_{\rm CC}$ level.

Sym	Parameter	V _{cc} [4]	T _A = -40°C to +105°C Min Max	Typical @ 25°C	Units	Conditions	Notes
I _{CC1}	Standby Current (Low Noise Mode)	4.5V	4.0	2.5	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 1 MHz	7
		5.5V	4.0	2.5	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 1 MHz	7
		4.5V	4.5	2.8	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz	7
		5.5V	4.5	2.8	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz	7
		4.5V	5.0	3.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 4 MHz	7
		5.5V	5.0	3.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 4 MHz	7
I _{CC2}	Standby Current	4.5V	20	1.0	μА	STOP Mode $V_{IN} = 0V, V_{CC}$ WDT is not Running	7,8
		5.5V	20	1.0	μА	STOP Mode V _{IN} = 0V, V _{CC} WDT is not Running	7,8
I _{ALL}	Auto Latch Low	4.5V	40	16	μА	OV < V _{IN} < V _{CC}	
	Current	5.5V	40	16	μА	OV < V _{IN} < V _{CC}	
I _{ALH}	Auto Latch High	4.5V	-20.0	-8.0	μА	OV < V _{IN} < V _{CC}	
	Current	5.5V	-20.0	-8.0	μА	0V < V _{IN} < V _{CC}	

- 1. Port 2 and Port 0 only
- 2. $V_{SS} = 0V = GND$
- 3. The device operates down to V_{LV} of the specified frequency for V_{LV} . The minimum operational V_{CC} is determined on the value of the voltage V_{LV} at the ambient temperature. The V_{LV} increases as the temperature decreases.
- 4. V_{CC} = 4.5V to 5.5V, typical values measured at V_{CC} = 5.0V
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at V_{CC} or V_{SS} level.
- 8. If analog comparator is selected, then the comparator inputs must be at V_{CC} level.

AC ELECTRICAL CHARACTERISTICS

Low Noise Mode, Standard Temperature

				Т	_= 0 °C t	o +70 °C			
				1 M		4 M	Hz		
No	Symbol	Parameter	v_{cc}	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
		-	5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25		25	ns	1
	TfC	and Fall Times	5.5V		25	,	25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
		-	5.5V	500		125		ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70	•	70		ns	1
		-	5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC			1
		-	5.5V	2.5TpC		2.5TpC		.,	1
6	TpTin	Timer Input Period	4.5V	4TpC		4TpC			1
		-	5.5V	4TpC		4TpC			1
7	TrTin,	Timer Input Rise	4.5V	· ·	100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwiL	Int. Request Input	4.5V	70		70	_	ns	1,2
	Low Time	•	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
	High Time	•	5.5V	2.5TpC		2.5TpC	 -		1,2
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1
		Delay Time for Timeout	5.5V	12		12		ms	1

- Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.
 Interrupt request through Port 3 (P33–P31).

PIN FUNCTIONS (Continued)

XTAL1, XTAL2 Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallel-resonant crystal, LC, or an external single-phase clock (8 MHz or 12 MHz max) to the on-chip clock oscillator and buffer.

Port 0, P02—P00. Port 0 is a 3-bit bidirectional, Schmitt-triggered CMOS-compatible I/O port. These three I/O lines can be globally configured under software control to be inputs or outputs (Figure 7).

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. On Power-up and Reset, the Auto Latch will set the ports to an undetermined state of 0 or 1. Default condition is Auto Latches enabled.




Figure 7. Port 0 Configuration

Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under software

control to be inputs or outputs, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 8).




Figure 8. Port 2 Configuration

Table 3. Control Registers

				R	eset C	onditio	n			* ***
Addr.	Reg.	D7	D6	D5	D4	D3	D2	D1	D0	Comments
FF	SPL	0	0	0	0	0	0	0	0	-
FD	RP	0	0	0	0	0	0	0	0	
FC	FLAGS	U	Ū	U	U	Ü	U	U	U	
FB	IMR	0	U	U	U	U	U	U	U	
FA	IRQ	U	U	0	0	0	0	0	0	IRQ3 is used for positive edge detection
F9	IPR	U	Ų	Ū	U	U	U	U	U	
F8*	P01M	U	U	U	0	U	U	0	1	
F7*	P3M	U	U	U	Ū	U	Ü	0	0	
F6*	P2M	1	1	1	1	1	1	1	1	Inputs after reset
F5	PRE0	U	U	Ū	U	U	U	Ū	0	
F4	TO	U	U	U	U	U	U	U	U	
F3	PRE1	U	Ū	U	Ū	U	Ü	0	0	
F2	T1	U	U	U	Ū	U	Ü	U	U	
F1	TMR	0	0	0	0	0	0	0	0	

Note: *Registers are not reset after a STOP-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to be reconfigured as shown in Table 4 and the user must avoid bus contention on the port pins or it may affect device reliability.

Program Memory. The Z86E04/E08 addresses up to 1K/2KB of Internal Program Memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0–1024/2048 are on-chip one-time programmable ROM.


Identifiers 1023/2047 3FFH/7FFH Location of On-Chip First Byte of ROM Instruction Executed After RESET 12 0CH IRQ5 0BH 11 10 IRQ5 0AH IRQ4 9 09H IRQ4 8 08H 7 **IRQ3** 07H Interrupt Vector 6 06H IRQ3 (Lower Byte) IRQ2 5 05H 04H IRQ2 Interrupt Vector 3 IRQ1 03H (Upper Byte) IRQ1 2 02H 1 IRQ0 01H 0 00H IRQ0

Figure 11. Program Memory Map

Register File. The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers R0–R3, R4–R127 and R241–R255, respectively (Figure 12). General-purpose registers occupy the 04H to 7FH address space. I/O ports are mapped as per the existing CMOS Z8.

Location		Identifiers
255 (FFH)	Stack Pointer (Bits 7-0)	SPL
254 (FE)	General-Purpose Register	GPR
253 (FD)	Register Pointer	RP
252 (FC)	Program Control Flags	FLAGS
251 (FB)	Interrupt Mask Register	IMR
250 (FA)	Interrupt Request Register	IRQ
249 (F9)	Interrupt Priority Register	IPR
248 (F8)	Ports 0-1 Mode	P01M
247 (F7)	Port 3 Mode	РЗМ
246 (F6)	Port 2 Mode	P2M
245 (F5)	TO Prescaler	PRE0
244 (F4)	Timer/Counter 0	Τ 0
243 (F3)	T1 Prescaler	PRE1
242 (F2)	Timer/Counter 1	T1
241 (F1H)	Timer Mode	TMR
128	Not Implemented	
127 (7FH)	General-Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	P1
0 (00H)	Port 0	P0

Figure 12. Register File




^{*} Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

Clock. The Z8 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directly to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to $V_{\rm SS}$, Pin 14 to reduce Ground noise injection.



^{*} Typical value including pin parasitics

Figure 16. Oscillator Configuration

Table 5. Typical Frequency vs. RC Values V_{CC} = 5.0V @ 25°C

	Load Capacitor										
	33	pFd	56 pFd		100 pFd		0.00 1μFd				
Resistor (R)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)			
1.0M	33K	31K	20K	20K	12K	11K	1.4K	1.4K			
560K	56K	52K	34K	32K	20K	19K	2.5K	2.4K			
220K	144K	130K	84K	78K	48K	45K	6K	6K			
100K	315K	270K	182K	164K	100K	95K	12K	12K			
56K	552K	480K	330K	300K	185K	170K	23K	22K			
20K	1.4M	1M	884K	740K	500K	450K	65K	61K			
10K	2.6M	2M	1.6M	1.3M	980K	820K	130K	123K			
5K	4.4M	3M	2.8M	2M	1.7K	1.3M	245K	225K			
2K	8M	5M	6M	4M	3.8K	2.7M	600K	536K			
1K	12M	7M	8.8M	6 M	6.3K	4.2M	1.0M	950K			

Notes:

A = STD Mode Frequency. B = Low EMI Mode Frequency.

Table 6. Typical Frequency vs. RC Values V_{cc} = 3.3V @ 25°C

	Load Capacitor											
Resistor (R)	33	pFd	56 pFd		100	pFd	0.00 1μFd					
	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)				
1.0M	18K	18K	12K	12K	7.4K	7.7K	1K	1K				
560K	30K	30K	20K	20K	12K	12K	1.6K	1.6K				
220K	70K	70K	47K	47K	30K	30K	4K	4K				
100K	150K	148K	97K	96K	60K	60K	8K	8K				
56K	268K	250K	176K	170K	100K	100K	15K	15K				
20K	690M	600K	463K	416K	286K	266K	40K	40K				
10K	1.2M	1M	860K	730K	540K	480K	80K	76K				
5K	2M	1.7M	1.5M	1.2M	950K	820K	151K	138K				
2K	4.6M	3M	3.3M	2.4M	2.2M	1.6M	360K	316K				
1K	7M	4.6M	5M	3.6M	3.6K	2.6M	660K	565K				

Notes:

A = STD Mode Frequency.

B = Low EMI Mode Frequency.




Figure 17. Typical Auto Reset Voltage (V_{LV}) vs. Temperature

Low EMI Emission

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to V_{DD} and GND (V_{SS}), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as \overline{CE} , P31 functions as \overline{OE} , P32 functions as EPM, P33 functions as V_{PP} , and P02 functions as \overline{PGM} .

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and $\overline{\text{CE}}$ pins be clamped to V_{CC} through a diode to V_{CC} to prevent accidentally entering the OTP Mode. The V_{PP} requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

WDT Enable. The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

EPROM/Test Mode Disable. The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

User Modes. Table 7 shows the programming voltage of each mode.

Table 7. OTP Programming Table

V_{pp}	EPM	CE	ŌĒ	PGM	ADDR	DATA	V _{cc} *
NU	V _H	V _{IL}	V _{IL}	V _{IH}	ADDR	Out	5.0V
V _H	V _{IH}	V _{IL}	V _{IH}	V _{IL}	ADDR	In	6.4V
V _H	V _{IH}	V _{IL}	V _{IL}	V _{1H}	ADDR	Out	6.4V
V _H	V _H	V _H	V _{IH}	V _{IL}	NU	NU	6.4V
V _H	V _{IH}	V _H	V _{IH}	V _{IL}	NU	NU	6.4V
V _H	V _{IH}	V _H	V _{IL}	V _{IL}	NU	NU	6.4V
V _H	V _{IL}	V _H	VIH	V _{IL}	NU	NU	6.4V
V _H	V _{IL}	V _H	V _{IL}	V _{IL}	NU	NU	6.4V
	NU	NU V _H V _H V _{IH} V _H V _I	NU V _H V _{IL} V _H V _{IH} V _{IL} V _H V _{IH} V _{IL} V _H V _{IH} V _H V _H V _{IH} V _H V _H V _{IL} V _H V _H V _{IL} V _H	NU V _H V _{IL} V _{IL} V _H V _{IH} V _{IL} V _{IH} V _H V _{IH} V _{IL} V _{IL} V _H V _I V _I V _I	NU V _H V _{IL} V _{IL} V _{IH} V _H V _{IH} V _{IL} V _{IH} V _{IL} V _H V _{IH} V _{IL} V _{IL} V _{IH} V _H V _{IH} V _H V _{IH} V _{IL} V _H V _{IH} V _H V _{IL} V _{IL} V _H V _{IL} V _I V _{IL} V _{IL}	NU V _H V _{IL} V _{IL} V _{IH} ADDR V _H V _{IH} V _{IL} V _{IH} V _{IL} ADDR V _H V _{IH} V _{IL} V _{IL} V _{IH} ADDR V _H V _H V _H V _{IL} NU V _H V _{IH} V _H V _{IL} NU V _H V _I V _H V _{IL} NU V _H V _{IL} V _H V _{IL} NU	NU V _H V _{IL} V _{IL} V _{IH} ADDR Out V _H V _{IH} V _{IL} V _{IL} ADDR In V _H V _{IH} V _{IL} V _{IL} ADDR Out V _H V _H V _I V _I NU NU V _H V _{IH} V _I V _{IL} NU NU V _H V _I V _I V _I NU NU V _H V _{IL} V _I NU NU

- 1. $V_H = 12.75V \pm 0.25 V_{DC}$.
- 2. V_{IH} = As per specific Z8 DC specification.
- 3. V_{IL}= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to V_H or V_{IH} level.
- 5. NU = Not used, but must be set to either V_{IH} or V_{IL} level.
- 6. Ipp during programming = 40 mA maximum.
- I_{CC} during programming, verify, or read = 40 mA maximum.
- 8. * V_{CC} has a tolerance of ±0.25V.




Figure 23. Z86E04/E08 Programming Algorithm

Z8 CONTROL REGISTERS (Continued)




Figure 31. Port 0 and 1 Mode Register (F8_H: Write Only)




Figure 32. Interrupt Priority Register (F9_H: Write Only)




Figure 33. Interrupt Request Register (FA_H: Read/Write)




Figure 34. Interrupt Mask Register (FB_H: Read/Write)




Figure 35. Flag Register (FC_H: Read/Write)




Figure 36. Register Pointer (FD_H: Read/Write)






Figure 37. Stack Pointer (FF_H: Read/Write)

PACKAGE INFORMATION






LDEMYZ	MILLI	METER	INC	CH
	MIN	MAX	MIN	MAX
A1	0.51	0.81	.020	.032
SA	3.25	3.43	.128	.135
В	0.38	0.53	.015	.021
Bl	1.14	1.65	.045	.065
С	0.23	0.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
El	6.22	6.48	.245	.255
	2,54	TYP	.100	TYP
eA	7.87	8.89	.310	.350
<u> </u>	3.18	3.81	.125	.150
Ωt	1.52	1.65	.060	.065
2	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS : INCH

18-Pin DIP Package Diagram



SYMBOL	MILLI	METER	INCH		
	MIN	MAX	KIN	MAX	
A	2.40	2.65	0.094	0.104	
A1	0.10	0.30	0.004	0.012	
A2	2.24	2.44	0.088	0.096	
8	0.36	0.46	0.014	0.018	
С	0.23	0.30	0.009	0.012	
D	11.40	11.75	0.449	0.463	
E	7.40	7.60	0.291	0.299	
(1.27 TYP		0.050 TYP		
Н	10.00	10.65	0.394	0.419	
h	0.30	0.50	0.012	0.020	
_ L	0.60	1.00	0.024	0.039	
Q1	0.97	1.07	0.038	0.042	

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

18-Pin SOIC Package Diagram

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be

found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com