



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0412seg1903

# **GENERAL DESCRIPTION** (Continued)




Figure 2. EPROM Programming Mode Block Diagram

### PIN DESCRIPTION




Figure 3. 18-Pin EPROM Mode Configuration




Figure 4. 18-Pin DIP/SOIC Mode Configuration

Table 1. 18-Pin DIP Pin Identification

<b>EPROM</b>	Programmi	ng Mode		
Pin#	Symbol	Function	Direction	
1–4	D4-D7	Data 4, 5, 6, 7	In/Output	
5	V <sub>cc</sub>	Power Supply		
6	NC	No Connection		
7	CE	Chip Enable	Input	
8	ŌĒ	Output Enable	Input	
9	EPM	EPROM Prog Mode	Input	
10	V <sub>PP</sub>	Prog Voltage	Input	
11	Clear	Clear Clock	Input	
12	Clock	Address	Input	
13	PGM	Prog Mode	Input	
14	GND	Ground	·	
15–18	D0-D3	Data 0,1, 2, 3	In/Output	

Table 2. 18-Pin DIP/SOIC Pin Identification

Standa	rd Mode		
Pin#	Symbol	Function	Direction
1–4	P24-P27	Port 2, Pins 4,5,6,7	In/Output
5	V <sub>CC</sub>	Power Supply	<u></u>
6	XTAL2	Crystal Osc. Clock	Output
7	XTAL1	Crystal Osc. Clock	Input
8	P31	Port 3, Pin 1, AN1	Input
9	P32	Port 3, Pin 2, AN2	Input
10	P33	Port 3, Pin 3, REF	Input
11–13	P00-P02	Port 0, Pins 0,1,2	In/Output
14	GND	Ground	
15–18	P20-P23	Port 2, Pins 0,1,2,3	In/Output

			$T_A = 0^{\circ}C$	to +70°C	Typical			·
Sym	Parameter	V <sub>CC</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
Icc	Supply Current	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		4.5V	•	20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
		5.5V		20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
I <sub>CC1</sub>	Standby Current	4.5V		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	5,7
		5.5V	~	4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	5,7
		4.5V	.,	5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 8 MHz	5,7
		5.5V	-	5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 8 MHz	5,7
		4.5V		7.0	4.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 12 MHz	5,7
		5.5V		7.0	4.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 12 MHz	5,7
I <sub>cc</sub>	Supply Current (Low Noise Mode)	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		4.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		5.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		4.5V		15.0	8.2		All Output and I/O Pins Floating @ 4 MHz	7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7

# DC ELECTRICAL CHARACTERISTICS

**Extended Temperature** 

				40°C to )5°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
$\overline{V_{\text{INMAX}}}$	Max Input Voltage	4.5V		12.0		V	I <sub>IN</sub> < 250 μA	1
		5.5V	**	12.0	<del> </del>	V	I <sub>IN</sub> < 250 μA	1
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	
		5.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	٧	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	٧	Driven by External Clock Generator	
		5.5V		0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V		
		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	٧	**	
$V_{IL}$	Input Low Voltage	4.5V	V <sub>ss</sub> –0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
$V_{OH}$	Output High Voltage	4.5V	V <sub>CC</sub> -0.4		4.8	٧	I <sub>OH</sub> = -2.0 mA	5
		5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
	-	4.5V	V <sub>CC</sub> -0.4	<u> </u>		٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	
		5.5V	V <sub>CC</sub> -0.4	•	**	V	Low Noise @ I <sub>OH</sub> = -0.5 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.4	0.1	V	$I_{OL} = +4.0 \text{ mA}$	5
	•	5.5V		0.4	0.1	٧	$I_{OL} = +4.0 \text{ mA}$	5
		4.5V		0.4	0.1	٧	Low Noise @ I <sub>OL</sub> = 1.0 mA	
	•	5.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
V <sub>OL2</sub>	Output Low Voltage	4.5V		1.0	0.3	V	I <sub>OL</sub> = +12 mA,	5
		5.5V		1.0	0.3	V	$I_{OL} = +12 \text{ mA},$	5
$V_{OFFSET}$	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
V <sub>LV</sub>	V <sub>CC</sub> Low Voltage Auto Reset		1.8	3.8	2.8	V	@ 6 MHz Max. Int. CLK Freq.	3
l <sub>i∟</sub>	Input Leakage	4.5V		-1.0	1.0	μА	$V_{IN} = 0V, V_{CC}$	
	(Input Bias Current of Comparator)	5.5V		-1.0	1.0	μА	$V_{IN} = 0V$ , $V_{CC}$	
I <sub>OL</sub>	Output Leakage	4.5V		-1.0	1.0	μА	$V_{IN} = 0V_{I}V_{CC}$	
		5.5V		-1.0	1.0	μA	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input Common Mode Voltage Range		Ö	V <sub>CC</sub> –1.5		V		· . <u></u>

Sym	Parameter	V <sub>cc</sub> [4]	T <sub>A</sub> = -40°C to +105°C Min Max	Typical @ 25°C	Units	Conditions	Notes
I <sub>CC1</sub>	Standby Current (Low Noise Mode)	4.5V	4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 1 MHz	7
		5.5V	4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 1 MHz	7
		4.5V	4.5	2.8	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	7
		5.5V	4.5	2.8	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	7
		4.5V	5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 4 MHz	7
		5.5V	5.0	3.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 4 MHz	7
I <sub>CC2</sub>	Standby Current	4.5V	20	1.0	μА	STOP Mode $V_{IN} = 0V, V_{CC}$ WDT is not Running	7,8
		5.5V	20	1.0	μА	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> WDT is not Running	7,8
I <sub>ALL</sub>	Auto Latch Low	4.5V	40	16	μА	OV < V <sub>IN</sub> < V <sub>CC</sub>	
	Current	5.5V	40	16	μА	OV < V <sub>IN</sub> < V <sub>CC</sub>	
I <sub>ALH</sub>	Auto Latch High	4.5V	-20.0	-8.0	μА	OV < V <sub>IN</sub> < V <sub>CC</sub>	
	Current	5.5V	-20.0	-8.0	μА	0V < V <sub>IN</sub> < V <sub>CC</sub>	

- 1. Port 2 and Port 0 only
- 2.  $V_{SS} = 0V = GND$
- 3. The device operates down to  $V_{LV}$  of the specified frequency for  $V_{LV}$ . The minimum operational  $V_{CC}$  is determined on the value of the voltage  $V_{LV}$  at the ambient temperature. The  $V_{LV}$  increases as the temperature decreases.
- 4.  $V_{CC}$  = 4.5V to 5.5V, typical values measured at  $V_{CC}$  = 5.0V
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at  $V_{CC}$  or  $V_{SS}$  level.
- 8. If analog comparator is selected, then the comparator inputs must be at  $V_{\text{CC}}$  level.

# **AC ELECTRICAL CHARACTERISTICS**

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Standard Temperature

15				7	T <sub>A</sub> = 0 °C	to +70 °C	•	<u></u>	
				8 N	lHz	12	MHz		
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	TpC	Input Clock Period	4.5V	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise	4.5V	-8.	25		15	ns	1
		and Fall Times	5.5V		25		15	ns	1
3	TwC	Input Clock Width	4.5V	62		41		ns	1
		5.5V	62		41	•	ns	1	
4	TwTinL	Timer Input Low Width	4.5V	100		100		ns	1
			5.5V	70	1	70		ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC	··		1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V		8TpC	8TpC		•••	1
			5.5V		8TpC	8TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	<del></del>	5TpC	5TpC			1,2
		High Time	5.5V		5TpC	5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	12	<u> </u>	12		ms	1
		Delay Time for Timeout	5.5V	12	·	12	· ·	ms	1
11	Tpor	Power-On Reset Time	4.5V	20	80	20	80	ms	1
			5.5V	20	80	20	80	ms	1

<sup>1.</sup> Timing Reference uses 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

<sup>2.</sup> Interrupt request through Port 3 (P33-P31).

## **AC ELECTRICAL CHARACTERISTICS**

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Extended Temperature

				T 8 M	"	-			
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	4.5V	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise	4.5V		25		15	ns	1
		and Fall Times	5.5V		25		15	ns	1
3	TwC	Input Clock Width	4.5V		62		41	ns	1
			5.5V		62		41	ns	1
4	TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
			5.5V	70		70	•	ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V	8TpC		8TpC			1
		<u> </u>	5.5V	8TpC		8TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70	•	ns	1,2
9	TwiH	Int. Request Input	4.5V	5TpC		5TpC			1,2
		High Time	5.5V	5TpC		5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	10		10		ms	1
		Delay Time for Timeout	5.5V	10		10		ms	1
11	Tpor	Power-On Reset Time	4.5V	12	100	12	100	ms	1
			5.5V	12	100	12	100	ms	1

<sup>1.</sup> Timing Reference uses 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

<sup>2.</sup> Interrupt request made through Port 3 (P33-P31).

# **AC ELECTRICAL CHARACTERISTICS**

Low Noise Mode, Standard Temperature

				Т	_= 0 °C t	o +70 °C			
				1 M		4 M	Hz		
No	Symbol	Parameter	$v_{cc}$	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
		-	5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25		25	ns	1
	TfC	and Fall Times	5.5V		25	,	25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
		-	5.5V	500		125		ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70	•	70		ns	1
		-	5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC			1
		-	5.5V	2.5TpC		2.5TpC		.,	1
6	TpTin	Timer Input Period	4.5V	4TpC		4TpC			1
		-	5.5V	4TpC		4TpC			1
7	TrTin,	Timer Input Rise	4.5V	· ·	100	<del></del>	100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwiL	Int. Request Input	4.5V	70		70	_	ns	1,2
	Low Time	•	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
	High Time	•	5.5V	2.5TpC		2.5TpC	<del></del> -		1,2
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1
		Delay Time for Timeout	5.5V	12		12		ms	1

- Timing Reference uses 0.7 V<sub>CC</sub> for a logic 1 and 0.2 V<sub>CC</sub> for a logic 0.
  Interrupt request through Port 3 (P33–P31).

#### **LOW NOISE VERSION**

#### Low EMI Emission

The Z86E04/E08 can be programmed to operate in a Low EMI Emission Mode by means of a mask ROM bit option. Use of this feature results in:

- All pre-driver slew rates reduced to 10 ns typical.
- Internal SCLK/TCLK operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 Ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Low EMI Mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

#### PIN FUNCTIONS

## **OTP Programming Mode**

**D7–D0** Data Bus. Data can be read from, or written to, the EPROM through this data bus.

 $V_{\rm CC}$  Power Supply. It is typically 5V during EPROM Read Mode and 6.4V during the other modes (Program, Program Verify, and so on).

**CE** Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

**OE** Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

**EPM** *EPROM Program Mode.* This pin controls the different EPROM Program Modes by applying different voltages.

 $\mathbf{V}_{\mathsf{PP}}$  Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

**Clock** Address Clock. This pin is a clock input. The internal address counter increases by one with one clock cycle.

**PGM** Program Mode (active Low). A Low level at this pin programs the data to the EPROM through the Data Bus.

## **Application Precaution**

The production test-mode environment may be enabled accidentally during normal operation if *excessive noise* surges above V<sub>CC</sub> occur on the XTAL1 pin.

In addition, processor operation of Z8 OTP devices may be affected by *excessive noise* surges on the  $V_{pp}$ ,  $\overline{CE}$ , EPM,  $\overline{OE}$  pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP Mode include the following:


- Using a clamping diode to V<sub>CC</sub>.
- Adding a capacitor to the affected pin.

**Note:** Programming the EPROM/Test Mode Disable option will prevent accidental entry into EPROM Mode or Test Mode.

## **PIN FUNCTIONS** (Continued)

Port 3, P33–P31. Port 3 is a 3-bit, CMOS-compatible port with three fixed input (P33–P31) lines. These three input lines can be configured under software control as digital Schmitt-trigger inputs or analog inputs.

These three input lines are also used as the interrupt sources IRQ0–IRQ3, and as the timer input signal  $T_{\text{IN}}$  (Figure 9).






Figure 9. Port 3 Configuration

= Rising Edge Detection

IRQ3

Comparator Inputs. Two analog comparators are added to input of Port 3, P31, and P32, for interface flexibility. The comparators reference voltage P33 (REF) is common to both comparators.

Typical applications for the on-board comparators; Zero crossing detection, A/D conversion, voltage scaling, and threshold detection. In Analog Mode, P33 input functions serve as a reference voltage to the comparators.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP

Mode. The common voltage range is 0–4 V when the  $V_{\rm CC}$  is 5.0V; the power supply and common mode rejection ratios are 90 dB and 60 dB, respectively.

Interrupts are generated on either edge of Comparator 2's output, or on the falling edge of Comparator 1's output. The comparator output is used for interrupt generation, Port 3 data inputs, or T<sub>IN</sub> through P31. Alternatively, the comparators can be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

#### **FUNCTIONAL DESCRIPTION**

The following special functions have been incorporated into the Z8 devices to enhance the standard Z8 core architecture to provide the user with increased design flexibility.

**RESET.** This function is accomplished by means of a Power-On Reset or a Watch-Dog Timer Reset. Upon power-up, the Power-On Reset circuit waits for T<sub>POR</sub> ms, plus 18 clock cycles, then starts program execution at address 000C (Hex) (Figure 10). The Z8 control registers' reset value is shown in Table 3.




Figure 10. Internal Reset Configuration

**Power-On Reset (POR).** A timer circuit clocked by a dedicated on-board RC oscillator is used for a POR timer function. The POR time allows  $V_{\rm CC}$  and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the four following conditions:

- Power-bad to power-good status
- Stop-Mode Recovery
- WDT time-out
- WDH time-out

Watch-Dog Timer Reset. The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and is retriggered on subsequent execution of the WDT instruction. The timer circuit is driven by an on-board RC oscillator.

**Program Memory.** The Z86E04/E08 addresses up to 1K/2KB of Internal Program Memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0–1024/2048 are on-chip one-time programmable ROM.

Identifiers 1023/2047 3FFH/7FFH Location of On-Chip First Byte of ROM Instruction Executed After RESET 12 0CH IRQ5 0BH 11 10 IRQ5 0AH IRQ4 9 09H IRQ4 8 08H 7 **IRQ3** 07H Interrupt Vector 6 06H IRQ3 (Lower Byte) IRQ2 5 05H 04H IRQ2 Interrupt Vector 3 IRQ1 03H (Upper Byte) IRQ1 2 02H 1 IRQ0 01H 0 00H IRQ0

Figure 11. Program Memory Map

Register File. The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers R0–R3, R4–R127 and R241–R255, respectively (Figure 12). General-purpose registers occupy the 04H to 7FH address space. I/O ports are mapped as per the existing CMOS Z8.

Location		Identifiers
255 (FFH)	Stack Pointer (Bits 7-0)	SPL
254 (FE)	General-Purpose Register	GPR
253 (FD)	Register Pointer	RP
252 (FC)	Program Control Flags	FLAGS
251 (FB)	Interrupt Mask Register	IMR
250 (FA)	Interrupt Request Register	IRQ
249 (F9)	Interrupt Priority Register	IPR
248 (F8)	Ports 0-1 Mode	P01M
247 (F7)	Port 3 Mode	РЗМ
246 (F6)	Port 2 Mode	P2M
245 (F5)	TO Prescaler	PRE0
244 (F4)	Timer/Counter 0	<b>Τ</b> 0
243 (F3)	T1 Prescaler	PRE1
242 (F2)	Timer/Counter 1	T1
241 (F1H)	Timer Mode	TMR
128	Not Implemented	
127 (7FH)	General-Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	P1
0 (00H)	Port 0	P0

Figure 12. Register File

Table 5. Typical Frequency vs. RC Values V<sub>CC</sub> = 5.0V @ 25°C

			Loa	d Capacitor				
	33	pFd	56 pFd		100 pFd		0.00 1μFd	
Resistor (R)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	33K	31K	20K	20K	12K	11K	1.4K	1.4K
560K	56K	52K	34K	32K	20K	19K	2.5K	2.4K
220K	144K	130K	84K	78K	48K	45K	6K	6K
100K	315K	270K	182K	164K	100K	95K	12K	12K
56K	552K	480K	330K	300K	185K	170K	23K	22K
20K	1.4M	1M	884K	740K	500K	450K	65K	61K
10K	2.6M	2M	1.6M	1.3M	980K	820K	130K	123K
5K	4.4M	3M	2.8M	2M	1.7K	1.3M	245K	225K
2K	8M	5M	6M	4M	3.8K	2.7M	600K	536K
1K	12M	7M	8.8M	6 <b>M</b>	6.3K	4.2M	1.0M	950K

Notes:

A = STD Mode Frequency. B = Low EMI Mode Frequency.

Table 6. Typical Frequency vs. RC Values V<sub>cc</sub> = 3.3V @ 25°C

	Load Capacitor											
Resistor (R)	33 pFd		56 pFd		100	pFd	0.00 1μFd					
	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)				
1.0M	18K	18K	12K	12K	7.4K	7.7K	1K	1K				
560K	30K	30K	20K	20K	12K	12K	1.6K	1.6K				
220K	70K	70K	47K	47K	30K	30K	4K	4K				
100K	150K	148K	97K	96K	60K	60K	8K	8K				
56K	268K	250K	176K	170K	100K	100K	15K	15K				
20K	690M	600K	463K	416K	286K	266K	40K	40K				
10K	1.2M	1M	860K	730K	540K	480K	80K	76K				
5K	2M	1.7M	1.5M	1.2M	950K	820K	151K	138K				
2K	4.6M	3M	3.3M	2.4M	2.2M	1.6M	360K	316K				
1K	7M	4.6M	5M	3.6M	3.6K	2.6M	660K	565K				

Notes:

A = STD Mode Frequency.

B = Low EMI Mode Frequency.




Figure 17. Typical Auto Reset Voltage (V<sub>LV</sub>) vs. Temperature

## **Low EMI Emission**

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to  $V_{DD}$  and GND ( $V_{SS}$ ), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as  $\overline{CE}$ , P31 functions as  $\overline{OE}$ , P32 functions as EPM, P33 functions as  $V_{PP}$ , and P02 functions as  $\overline{PGM}$ .

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and  $\overline{\text{CE}}$  pins be clamped to  $V_{\text{CC}}$  through a diode to  $V_{\text{CC}}$  to prevent accidentally entering the OTP Mode. The  $V_{\text{PP}}$  requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

**WDT Enable.** The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

**EPROM/Test Mode Disable.** The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

**User Modes.** Table 7 shows the programming voltage of each mode.

**Table 7. OTP Programming Table** 

$V_{pp}$	EPM	CE	ŌĒ	PGM	ADDR	DATA	V <sub>cc</sub> *
NU	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	5.0V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	ADDR	In	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>1H</sub>	ADDR	Out	6.4V
V <sub>H</sub>	V <sub>H</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	VIH	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
	NU	NU      V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>I</sub>	NU  V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub>	NU      V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub>	NU    V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>I</sub> V <sub>IL</sub> V <sub>IL</sub>	NU      V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> ADDR        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR        V <sub>H</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> NU        V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> NU        V <sub>H</sub> V <sub>I</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> NU        V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> NU	NU      V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR      Out        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> ADDR      In        V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> ADDR      Out        V <sub>H</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU        V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU        V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU        V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU      NU      NU

- 1.  $V_H = 12.75V \pm 0.25 V_{DC}$ .
- 2. V<sub>IH</sub> = As per specific Z8 DC specification.
- 3. V<sub>IL</sub>= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to  $V_H$  or  $V_{IH}$  level.
- 5. NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.
- 6. Ipp during programming = 40 mA maximum.
- I<sub>CC</sub> during programming, verify, or read = 40 mA maximum.
- 8. \* V<sub>CC</sub> has a tolerance of ±0.25V.




Figure 19. Z86E04/E08 Programming Waveform (EPROM Read)




Figure 23. Z86E04/E08 Programming Algorithm

## **Z8 CONTROL REGISTERS**




Figure 24. Timer Mode Register (F1<sub>H</sub>: Read/Write)




Figure 25. Counter Timer 1 Register (F2<sub>H</sub>: Read/Write)




Figure 26. Prescaler 1 Register (F3<sub>H</sub>: Write Only)




Figure 27. Counter/Timer 0 Register (F4<sub>H</sub>: Read/Write)




Figure 28. Prescaler 0 Register (F5<sub>H</sub>: Write Only)




Figure 29. Port 2 Mode Register (F6<sub>H</sub>: Write Only)




Figure 30. Port 3 Mode Register (F7<sub>H</sub>: Write Only)

## **Z8 CONTROL REGISTERS** (Continued)




Figure 31. Port 0 and 1 Mode Register (F8<sub>H</sub>: Write Only)




Figure 32. Interrupt Priority Register (F9<sub>H</sub>: Write Only)




Figure 33. Interrupt Request Register (FA<sub>H</sub>: Read/Write)




Figure 34. Interrupt Mask Register (FB<sub>H</sub>: Read/Write)




Figure 35. Flag Register (FC<sub>H</sub>: Read/Write)




Figure 36. Register Pointer (FD<sub>H</sub>: Read/Write)




Figure 37. Stack Pointer (FF<sub>H</sub>: Read/Write)

## **ORDERING INFORMATION**

Z86E04

Z86E08

#### **Standard Temperature**

## **Standard Temperature**

40 -	
18-Pin	DIP

18-Pin SOIC

18-Pin DIP

18-Pin SOIC

Z86E0412PSC

Z86E0412SSC

Z86E0812PSC

Z86E0812SSC

Z86E0412PEC

Z86E0412SEC

Z86E0812PEC

Z86E0812SEC

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.

#### Codes

**Preferred Package** 

Speeds

P = Plastic DIP

12 =12 MHz

**Longer Lead Time** 

S = SOIC

**Environmental** 

C = Plastic Standard

**Preferred Temperature** 

 $S = 0^{\circ}C$  to  $+70^{\circ}C$ 

E = -40°C to +105°C



