



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0812hec1866

### **FEATURES**

- 14 Input/Output Lines
- Six Vectored, Prioritized Interrupts
   (3 falling edge, 1 rising edge, 2 timers)
- Two Analog Comparators
- Program Options:
  - Low Noise
  - ROM Protect
  - Auto Latch
  - Watch-Dog Timer (WDT)
  - EPROM/Test Mode Disable

- Two Programmable 8-Bit Counter/Timers, Each with
   6-Bit Programmable Prescaler
- WDT/ Power-On Reset (POR)
- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, RC, or External Clock
- Clock-Free WDT Reset
- Low-Power Consumption (50 mw typical)
- Fast Instruction Pointer (1µs @ 12 MHz)
- RAM Bytes (125)

#### **GENERAL DESCRIPTION**

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of Zilog's single-chip Z8® MCU family that allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.

**Note:** All Signals with an overline, "", are active Low, for example: B/W (WORD is active Low); B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>cc</sub>	V <sub>DD</sub>
Ground	GND	$V_{SS}$

## DC ELECTRICAL CHARACTERISTICS

Standard Temperature

			$T_A = 0^{\circ}C$	to +70°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
VINMAX	Max Input Voltage	4.5V	<u> </u>	12		V	I <sub>In</sub> <250 μA	1
		5.5V		12		٧	I <sub>In</sub> <250 μΑ	1
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	٧	Driven by External Clock Generator	
		5.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	- "
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V		
<del></del>		5.5V	$0.7  V_{CC}$	V <sub>CC</sub> +0.3	2.8	V		
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>SS</sub> -0.3	$0.2\mathrm{V_{CC}}$	1.5	٧		
V <sub>OH</sub>	Output High Voltage	4.5V	V <sub>CC</sub> -0.4		4.8	٧	$I_{OH} = -2.0 \text{ mA}$	5
		5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
	•	4.5V	V <sub>CC</sub> -0.4		4.8	٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	*** **
	•	5.5V	V <sub>CC</sub> -0.4		4.8	٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.8	0.1	٧	$I_{OL} = +4.0 \text{ mA}$	5
	•	5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	5
	•	4.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
	•	5.5V	<u>.</u>	0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
V <sub>OL2</sub>	Output Low Voltage	4.5V		0.8	0.8	٧	I <sub>OL</sub> = +12 mA,	5
	•	5.5V		0.8	0.8	٧	l <sub>OL</sub> = +12 mA,	5
VOFFSET	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
$V_{LV}$	V <sub>CC</sub> Low Voltage Auto Reset		2.2	3.0	2.8	V	@ 6 MHz Max. Int. CLK Freq.	<u>.</u>
I <sub>IL</sub>	Input Leakage	4.5V	-1.0	1.0		μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
	(Input Bias Current of Comparator)	5.5V	-1.0	1.0	·	μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	*****
I <sub>OL</sub>	Output Leakage	4.5V	-1.0	1.0		μA	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
	-	5.5V	-1.0	1.0		μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
V <sub>ICR</sub>	Comparator Input Common Mode Voltage Range		0	V <sub>CC</sub> -1.0		V		

# DC ELECTRICAL CHARACTERISTICS

**Extended Temperature** 

				40°C to )5°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
$\overline{V_{\text{INMAX}}}$	Max Input Voltage	4.5V		12.0		V	I <sub>IN</sub> < 250 μA	1
		5.5V	**	12.0	<del> </del>	V	I <sub>IN</sub> < 250 μA	1
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.8 V <sub>CC</sub>	0.8 V <sub>CC</sub> V <sub>CC</sub> +0.3 2.8 V Driven by External Clock Generator				
		5.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	٧	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	٧	Driven by External Clock Generator	
		5.5V		0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V		
		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	٧	**	
$V_{IL}$	Input Low Voltage	4.5V	V <sub>ss</sub> –0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
$V_{OH}$	Output High Voltage	4.5V	V <sub>CC</sub> -0.4		4.8	٧	I <sub>OH</sub> = -2.0 mA	5
		5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
		4.5V	V <sub>CC</sub> -0.4	<u> </u>		٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	
		5.5V	V <sub>CC</sub> -0.4	•	**	V	Low Noise @ I <sub>OH</sub> = -0.5 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.4	0.1	V	$I_{OL} = +4.0 \text{ mA}$	5
	•	5.5V		0.4	0.1	٧	$I_{OL} = +4.0 \text{ mA}$	5
	•	4.5V		0.4	0.1	٧	Low Noise @ I <sub>OL</sub> = 1.0 mA	
	•	5.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
V <sub>OL2</sub>	Output Low Voltage	4.5V		1.0	0.3	V	I <sub>OL</sub> = +12 mA,	5
		5.5V		1.0	0.3	V	$I_{OL} = +12 \text{ mA},$	5
$V_{OFFSET}$	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
V <sub>LV</sub>	V <sub>CC</sub> Low Voltage Auto Reset		1.8	3.8	2.8	V	@ 6 MHz Max. Int. CLK Freq.	3
l <sub>i∟</sub>	Input Leakage	4.5V		-1.0	1.0	μА	$V_{IN} = 0V, V_{CC}$	
	(Input Bias Current of Comparator)	5.5V		-1.0	1.0	μА	$V_{IN} = 0V$ , $V_{CC}$	
I <sub>OL</sub>	Output Leakage	4.5V		-1.0	1.0	μА	$V_{IN} = 0V_i V_{CC}$	
		5.5V		-1.0	1.0	μA	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input Common Mode Voltage Range		Ö	V <sub>CC</sub> –1.5		V		· . <u></u>

# **AC ELECTRICAL CHARACTERISTICS**




Figure 6. AC Electrical Timing Diagram

## **AC ELECTRICAL CHARACTERISTICS**

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Standard Temperature

15	T <sub>A</sub> = 0 °C to +70 °C								
				8 N	lHz	12	MHz		
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	TpC	Input Clock Period	4.5V	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise	4.5V		25		15	ns	1
		and Fall Times	5.5V		25		15	ns	1
3	TwC	Input Clock Width	4.5V	62		41		ns	1
			5.5V	62		41	,	ns	1
4	TwTinL	Timer Input Low Width	4.5V	100		100		ns	1
			5.5V	70	1	70		ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V		8TpC	8TpC		***	1
			5.5V		8TpC	8TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	<del></del>	5TpC	5TpC			1,2
		High Time	5.5V		5TpC	5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	12	<u> </u>	12		ms	1
		Delay Time for Timeout	5.5V	12	·	12	· ·	ms	1
11	Tpor	Power-On Reset Time	4.5V	20	80	20	80	ms	1
			5.5V	20	80	20	80	ms	1

#### Notes:

<sup>1.</sup> Timing Reference uses 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

<sup>2.</sup> Interrupt request through Port 3 (P33-P31).

## **AC ELECTRICAL CHARACTERISTICS**

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Extended Temperature

				T 8 M		-			
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	4.5V	125	DC	83	DC	ns	1
			5.5V	125	DC	83	DC	ns	1
2	TrC,TfC	Clock Input Rise	4.5V		25		15	ns	1
		and Fall Times	5.5V		25		15	ns	1
3	TwC	Input Clock Width	4.5V		62		41	ns	1
			5.5V		62		41	ns	1
4	TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
			5.5V	70		70	•	ns	1
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC			1
			5.5V	5TpC		5TpC			1
6	TpTin	Timer Input Period	4.5V	8TpC		8TpC			1
		<u> </u>	5.5V	8TpC		8TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70	•	ns	1,2
9	TwiH	Int. Request Input	4.5V	5TpC		5TpC			1,2
		High Time	5.5V	5TpC		5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	10		10		ms	1
		Delay Time for Timeout	5.5V	10		10		ms	1
11	Tpor	Power-On Reset Time	4.5V	12	100	12	100	ms	1
			5.5V	12	100	12	100	ms	1

#### Notes:

<sup>1.</sup> Timing Reference uses 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

<sup>2.</sup> Interrupt request made through Port 3 (P33-P31).

#### **LOW NOISE VERSION**

#### Low EMI Emission

The Z86E04/E08 can be programmed to operate in a Low EMI Emission Mode by means of a mask ROM bit option. Use of this feature results in:

- All pre-driver slew rates reduced to 10 ns typical.
- Internal SCLK/TCLK operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 Ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Low EMI Mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

#### PIN FUNCTIONS

## **OTP Programming Mode**

**D7–D0** Data Bus. Data can be read from, or written to, the EPROM through this data bus.

 $V_{\rm CC}$  Power Supply. It is typically 5V during EPROM Read Mode and 6.4V during the other modes (Program, Program Verify, and so on).

**CE** Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

**OE** Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

**EPM** *EPROM Program Mode.* This pin controls the different EPROM Program Modes by applying different voltages.

 $\mathbf{V}_{\mathsf{PP}}$  Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

**Clock** Address Clock. This pin is a clock input. The internal address counter increases by one with one clock cycle.

**PGM** Program Mode (active Low). A Low level at this pin programs the data to the EPROM through the Data Bus.

### **Application Precaution**

The production test-mode environment may be enabled accidentally during normal operation if *excessive noise* surges above V<sub>CC</sub> occur on the XTAL1 pin.

In addition, processor operation of Z8 OTP devices may be affected by *excessive noise* surges on the  $V_{pp}$ ,  $\overline{CE}$ , EPM,  $\overline{OE}$  pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP Mode include the following:

- Using a clamping diode to V<sub>CC</sub>.
- Adding a capacitor to the affected pin.

**Note:** Programming the EPROM/Test Mode Disable option will prevent accidental entry into EPROM Mode or Test Mode.

Comparator Inputs. Two analog comparators are added to input of Port 3, P31, and P32, for interface flexibility. The comparators reference voltage P33 (REF) is common to both comparators.

Typical applications for the on-board comparators; Zero crossing detection, A/D conversion, voltage scaling, and threshold detection. In Analog Mode, P33 input functions serve as a reference voltage to the comparators.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP

Mode. The common voltage range is 0–4 V when the  $V_{\rm CC}$  is 5.0V; the power supply and common mode rejection ratios are 90 dB and 60 dB, respectively.

Interrupts are generated on either edge of Comparator 2's output, or on the falling edge of Comparator 1's output. The comparator output is used for interrupt generation, Port 3 data inputs, or T<sub>IN</sub> through P31. Alternatively, the comparators can be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

#### **FUNCTIONAL DESCRIPTION**

The following special functions have been incorporated into the Z8 devices to enhance the standard Z8 core architecture to provide the user with increased design flexibility.

**RESET.** This function is accomplished by means of a Power-On Reset or a Watch-Dog Timer Reset. Upon power-up, the Power-On Reset circuit waits for T<sub>POR</sub> ms, plus 18 clock cycles, then starts program execution at address 000C (Hex) (Figure 10). The Z8 control registers' reset value is shown in Table 3.




Figure 10. Internal Reset Configuration

**Power-On Reset (POR).** A timer circuit clocked by a dedicated on-board RC oscillator is used for a POR timer function. The POR time allows  $V_{\rm CC}$  and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the four following conditions:

- Power-bad to power-good status
- Stop-Mode Recovery
- WDT time-out
- WDH time-out

Watch-Dog Timer Reset. The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and is retriggered on subsequent execution of the WDT instruction. The timer circuit is driven by an on-board RC oscillator.

**Program Memory.** The Z86E04/E08 addresses up to 1K/2KB of Internal Program Memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0–1024/2048 are on-chip one-time programmable ROM.

Identifiers 1023/2047 3FFH/7FFH Location of On-Chip First Byte of ROM Instruction Executed After RESET 12 0CH IRQ5 0BH 11 10 IRQ5 0AH IRQ4 9 09H IRQ4 8 08H 7 **IRQ3** 07H Interrupt Vector 6 06H IRQ3 (Lower Byte) IRQ2 5 05H 04H IRQ2 Interrupt Vector 3 IRQ1 03H (Upper Byte) IRQ1 2 02H 1 IRQ0 01H 0 00H IRQ0

Figure 11. Program Memory Map

Register File. The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers R0–R3, R4–R127 and R241–R255, respectively (Figure 12). General-purpose registers occupy the 04H to 7FH address space. I/O ports are mapped as per the existing CMOS Z8.

Location		Identifiers
255 (FFH)	Stack Pointer (Bits 7-0)	SPL
254 (FE)	General-Purpose Register	GPR
253 (FD)	Register Pointer	RP
252 (FC)	Program Control Flags	FLAGS
251 (FB)	Interrupt Mask Register	IMR
250 (FA)	Interrupt Request Register	IRQ
249 (F9)	Interrupt Priority Register	IPR
248 (F8)	Ports 0-1 Mode	P01M
247 (F7)	Port 3 Mode	РЗМ
246 (F6)	Port 2 Mode	P2M
245 (F5)	TO Prescaler	PRE0
244 (F4)	Timer/Counter 0	<b>τ</b> ο
243 (F3)	T1 Prescaler	PRE1
242 (F2)	Timer/Counter 1	T1
241 (F1H)	Timer Mode	TMR
128	Not Implemented	
127 (7FH)	General-Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	P1
0 (00H)	Port 0	P0

Figure 12. Register File

The Z8 instructions can access registers directly or indirectly through an 8-bit address field. This allows short 4-bit register addressing using the Register Pointer.

In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer (Figure 13) addresses the starting location of the active working-register group.




Figure 13. Register Pointer

**Stack Pointer.** The Z8 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.

**General-Purpose Registers (GPR).** These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the  $V_{\rm CC}$  voltage-specified operating range. **Note:** Register R254 has been designated as a general-purpose register and is set to 00 Hex after any reset or Stop-Mode Recovery.

**Counter/Timer.** There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 can be driven by the internal clock source only (Figure 14).

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters are also programmed to stop upon reaching zero (Single-Pass Mode) or to automatically reload the initial value and continue counting (Modulo-N Continuous Mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or non-retriggerable, or used as a gate input for the internal clock.

Interrupts. The Z8 has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 15). The sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z8 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an Interrupt Request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Note: User must select any Z86E08 mode in Zilog's C12 ICEBOX<sup>™</sup> emulator. The rising edge interrupt is not supported on the CCP emulator (a hardware/software workaround must be employed).

Table 4. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	AN2(P32)	0,1	External (F)Edge
IRQ1	REF(P33)	2,3	External (F)Edge
IRQ2	AN1(P31)	4,5	External (F)Edge
IRQ3	AN2(P32)	6,7	External (R)Edge
IRQ4	TO	8,9	Internal
IRQ5	T1	10,11	Internal

#### Notes:

F = Falling edge triggered

R = Rising edge triggered





Figure 15. Interrupt Block Dlagram

Clock. The Z8 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directly to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to  $V_{\rm SS}$ , Pin 14 to reduce Ground noise injection.



<sup>\*</sup> Typical value including pin parasitics

Figure 16. Oscillator Configuration

### **Low EMI Emission**

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to  $V_{DD}$  and GND ( $V_{SS}$ ), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as  $\overline{CE}$ , P31 functions as  $\overline{OE}$ , P32 functions as EPM, P33 functions as  $V_{PP}$ , and P02 functions as  $\overline{PGM}$ .

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and  $\overline{\text{CE}}$  pins be clamped to  $V_{\text{CC}}$  through a diode to  $V_{\text{CC}}$  to prevent accidentally entering the OTP Mode. The  $V_{\text{PP}}$  requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

**WDT Enable.** The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

**EPROM/Test Mode Disable.** The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

**User Modes.** Table 7 shows the programming voltage of each mode.

**Table 7. OTP Programming Table** 

$V_{pp}$	EPM	CE	ŌĒ	PGM	ADDR	DATA	V <sub>cc</sub> *
NU	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	5.0V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	ADDR	In	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>1H</sub>	ADDR	Out	6.4V
V <sub>H</sub>	V <sub>H</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	VIH	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
	NU	NU V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub>	NU     V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub>	NU         V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub>	NU       V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>I</sub> V <sub>IL</sub> V <sub>IL</sub>	NU         V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> ADDR           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR           V <sub>H</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> NU           V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> NU           V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> NU           V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> NU	NU         V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR         Out           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> ADDR         In           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR         Out           V <sub>H</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> NU         NU           V <sub>H</sub> V <sub>IH</sub> V <sub>I</sub> V <sub>IL</sub> NU         NU           V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU         NU           V <sub>H</sub> V <sub>IL</sub> V <sub>I</sub> NU         NU

#### Notes:

- 1.  $V_H = 12.75V \pm 0.25 V_{DC}$ .
- 2. V<sub>IH</sub> = As per specific Z8 DC specification.
- 3. V<sub>IL</sub>= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to  $V_H$  or  $V_{IH}$  level.
- 5. NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.
- 6. Ipp during programming = 40 mA maximum.
- I<sub>CC</sub> during programming, verify, or read = 40 mA maximum.
- 8. \* V<sub>CC</sub> has a tolerance of ±0.25V.

Internal Address Counter. The address of Z8 is generated internally with a counter clocked through pin P01 (Clock). Each clock signal increases the address by one and the "high" level of pin P00 (Clear) will reset the address to zero. Figure 18 shows the setup time of the serial address input.

**Programming Waveform.** Figures 19, 20, 21 and 22 show the programming waveforms of each mode. Table 8 shows the timing of programming waveforms.

**Programming Algorithm.** Figure 23 shows the flow chart of the Z8 programming algorithm.

**Table 8. Timing of Programming Waveforms** 

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V <sub>PP</sub> Setup	2		μs
4	V <sub>cc</sub> Setup Time	2		μs
5	Chip Enable Setup Time	2	·· ·· .	μs
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2	,	μS
8	OE Setup Time	2		μЅ
9	Data Access Time	188		ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width	2.85		ms
12	EPM Setup Time	2		μS
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	Option Program Pulse Width	78		ms
16	OE Width	250	, <u></u>	ns
17	Address Valid to OE Low	125	<del></del>	ns




Figure 21. Z86E04/E08 Programming Options Waveform (EPROM Protect and Low Noise Program)




Figure 22. Z86E04/E08 Programming Options Waveform (Auto Latch Disable, Permanent WDT Enable and EPROM/Test Mode Disable)

## **Z8 CONTROL REGISTERS**




Figure 24. Timer Mode Register (F1<sub>H</sub>: Read/Write)




Figure 25. Counter Timer 1 Register (F2<sub>H</sub>: Read/Write)




Figure 26. Prescaler 1 Register (F3<sub>H</sub>: Write Only)




Figure 27. Counter/Timer 0 Register (F4<sub>H</sub>: Read/Write)




Figure 28. Prescaler 0 Register (F5<sub>H</sub>: Write Only)




Figure 29. Port 2 Mode Register (F6<sub>H</sub>: Write Only)






Figure 30. Port 3 Mode Register (F7<sub>H</sub>: Write Only)

## **PACKAGE INFORMATION**






LDEMYZ	MILLI	METER	INC	CH
	MIN	MAX	MIN	MAX
A1	0.51	0.81	.020	.032
SA	3.25	3.43	.128	.135
В	0.38	0.53	.015	.021
Bl	1.14	1.65	.045	.065
С	0.23	0.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
El	6.22	6.48	.245	.255
2	2,54	TYP	.100	TYP
eA	7.87	8.89	.310	.350
<u> </u>	3.18	3.81	.125	.150
Ωt	1.52	1.65	.060	.065
2	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS : INCH

18-Pin DIP Package Diagram



SYMBOL	MILLI	METER	INCH		
21 MBDL	MIN	MAX	KIN	MAX	
A	2.40	2.65	0.094	0.104	
A1	0.10	0.30	0.004	0.012	
A2	2.24	2.44	0.088	0.096	
8	0.36	0.46	0.014	0.018	
С	0.23	0.30	0.009	0.012	
D	11.40	11.75	0.449	0.463	
Ε	7.40	7.60	0.291	0.299	
<b>(</b>	1.27	TYP	0.05	O TYP	
Н	10.00	10.65	0.394	0.419	
h	0.30	0.50	0.012	0.020	
_ L	0.60	1.00	0.024	0.039	
Q1	0.97	1.07	0.038	0.042	

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

18-Pin SOIC Package Diagram

## ORDERING INFORMATION

Z86E04

Z86E08

#### **Standard Temperature**

#### **Standard Temperature**

	_
18-Pin DIP	•

18-Pin SOIC

18-Pin DIP

18-Pin SOIC

Z86E0412PSC

Z86E0412SSC

Z86E0812PSC

Z86E0812SSC

Z86E0412PEC

Z86E0412SEC

Z86E0812PEC

Z86E0812SEC

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.

#### Codes

Preferred Package P = Plastic DIP

Speeds 12 =12 MHz

**Longer Lead Time** 

S = SOIC


Environmental
C = Plastic Standard

**Preferred Temperature** 

 $S = 0^{\circ}C$  to  $+70^{\circ}C$ 

E = -40°C to +105°C





#### **Pre-Characterization Product:**

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be

found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com