# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0812hsc1866

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## FEATURES

- 14 Input/Output Lines
- Six Vectored, Prioritized Interrupts
   (3 falling edge, 1 rising edge, 2 timers)
- Two Analog Comparators
- Program Options:
  - Low Noise
  - ROM Protect
  - Auto Latch
  - Watch-Dog Timer (WDT)
  - EPROM/Test Mode Disable

- Two Programmable 8-Bit Counter/Timers, Each with 6-Bit Programmable Prescaler
- WDT/ Power-On Reset (POR)
- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, RC, or External Clock
- Clock-Free WDT Reset
- Low-Power Consumption (50 mw typical)
- Fast Instruction Pointer (1µs @ 12 MHz)
- RAM Bytes (125)

## **GENERAL DESCRIPTION**

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of Zilog's single-chip Z8<sup>®</sup> MCU family that allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.


**Note:** All Signals with an overline, " $\overline{}$ ", are active Low, for example: B/W (WORD is active Low); B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>cc</sub>	V <sub>DD</sub>
Ground	GND	V <sub>SS</sub>

# STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 5).





## CAPACITANCE

 $T_A = 25^{\circ}C$ ,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	10 pF
Output capacitance	0	20 pF
I/O capacitance	0	25 pF

# DC ELECTRICAL CHARACTERISTICS

Standard Temperature

			T <sub>A</sub> = 0°C	to +70°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
VINMAX	Max Input Voltage	4.5V		12		V	I <sub>in</sub> ≪250 µА	1
		5.5V		12		۷	I <sub>In</sub> ≪250 µА	1
V <sub>CH</sub>	Clock Input High Voitage	4.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	
		5.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> 0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	· · · · · · · · · · · · · · · · · · ·	
<del>.</del>		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V		
VIL	Input Low Voltage	4.5V	V <sub>SS</sub> 0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
V <sub>OH</sub>	Output High Voltage	4.5V	V <sub>cc</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
	_	5.5V	V <sub>cc</sub> -0.4		4.8	۷	l <sub>OH</sub> = -2.0 mA	5
	_	4.5V	V <sub>CC</sub> -0.4		4.8	۷	Low Noise @ I <sub>OH</sub> = -0.5 mA	
		5.5V	V <sub>cc</sub> -0.4		4.8	۷	Low Noise @ I <sub>OH</sub> =0.5 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.8	0.1	۷	I <sub>OL</sub> = +4.0 mA	5
	-	5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	5
	-	4.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
	-	5.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
V <sub>OL2</sub>	Output Low Voltage	4.5V		0.8	0.8	V	l <sub>oL</sub> = +12 mA,	5
	-	5.5V		0.8	0.8	٧	l <sub>OL</sub> = +12 mA,	5
VOFFSET	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
V <sub>LV</sub>	V <sub>CC</sub> Low Voltage Auto Reset		2.2	3.0	2.8	V	@ 6 MHz Max. Int. CLK Freq.	<u>,</u>
I <sub>IL</sub>	Input Leakage	4.5V	-1.0	1.0		μA	$V_{IN} = 0V, V_{CC}$	
	(Input Bias Current of Comparator) -	5.5V	-1.0	1.0	·	μĀ	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
IOL	Output Leakage	4.5V	-1.0	1.0		 μΑ	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
	-	5.5V	-1.0	1.0		μA	$V_{\rm IN} = 0V, V_{\rm CC}$	
V <sub>ICR</sub>	Comparator Input Common Mode Voltage Range		0	V <sub>cc</sub> –1.0		V		

			$T_A = 0^{\circ}C$	to +70°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
I <sub>CC</sub>	Supply Current	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		4.5V		20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
		5.5V		20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
I <sub>CC1</sub>	Standby Current	4.5V		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	5,7
		5.5V		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz	5,7
		4.5V		5.0	3.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 8 MHz$	5,7
		5.5V		5.0	3.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 8 MHz$	5,7
		4.5V		7.0	4.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 12 MHz	5,7
		5.5V		7.0	4.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 12 MHz$	5,7
I <sub>CC</sub>	Supply Current (Low Noise Mode)	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		4.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		5.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7

# DC ELECTRICAL CHARACTERISTICS Extended Temperature

				40°C to )5°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
VINMAX	Max Input Voltage	4.5V		12.0		V	I <sub>IN</sub> < 250 μA	1
		5.5V		12.0	- 4 .	V	l <sub>IN</sub> < 250 μA	1
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	
		5.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> 0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> –0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	$0.7  V_{CC}$	V <sub>cc</sub> +0.3	2.8	V		
	_	5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	<u>,</u>	
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>ss</sub> –0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		I
V <sub>OH</sub>	Output High Voltage	4.5V	V <sub>cc</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
		5.5V	V <sub>cc</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
		4.5V	V <sub>cc</sub> -0.4			V	Low Noise @ $I_{OH} = -0.5$ mA	
		5.5V	V <sub>cc</sub> -0.4	<del>.</del>		V	Low Noise @ I <sub>OH</sub> = -0.5 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	5
	·	5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	5
		4.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
		5.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
V <sub>oL2</sub>	Output Low Voltage	4.5V		1.0	0.3	V	l <sub>oL</sub> = +12 mA,	5
		5.5V		1.0	0.3	V	I <sub>OL</sub> = +12 mA,	5
V <sub>offset</sub>	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
V <sub>LV</sub>	V <sub>CC</sub> Low Voltage Auto Reset		1.8	3.8	2.8	V	@ 6 MHz Max. Int. CLK Freq.	3
կլ	Input Leakage	4.5V		-1.0	1.0	μA	$V_{\rm IN} = 0V, V_{\rm CC}$	
	(Input Bias Current of Comparator)	5.5V		-1.0	1.0	μA	$V_{IN} = 0V, V_{CC}$	
I <sub>OL</sub>	Output Leakage	4.5V		-1.0	1.0	μA	$V_{\rm IN} = 0V, V_{\rm CC}$	
		5.5V		-1.0	1.0	μA	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input Common Mode Voltage Range		0	V <sub>CC</sub> –1.5		V		

# **AC ELECTRICAL CHARACTERISTICS**

Low Noise Mode, Standard Temperature

				T <sub>A</sub> = 0 °C to +70 °C						
				1 M		4 M	Hz			
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes	
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1	
		-	5.5V	1000	DC	250	DC	ns	1	
2	TrC	Clock Input Rise	4.5V		25	•	25	ns	1	
	TfC	and Fall Times	5.5V		25		25	ns	1	
3	TwC	Input Clock Width	4.5V	500		125		ns	1	
		-	5.5V	500		125	•	ns	1	
4.	TwTinL.	Timer Input Low Width	4.5V	70		70		ns	1	
		-	5.5V	70		70		ns	1	
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC		·	1	
		-	5.5V	2.5TpC		2.5TpC			1	
6	TpTin	Timer Input Period	4.5V	4TpC		4TpC			1	
		-	5.5V	4TpC		4TpC			1	
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1	
	TtTin	and Fall Time	5.5V		100		100	ns	1	
8	TwiL	Int. Request Input	4.5V	70		70	-	ns	1,2	
	Low Time	=	5.5V	70		70		ns	1,2	
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC	·····		1,2	
	High Time		5.5V	2.5TpC		2.5TpC			1,2	
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1	
		Delay Time for Timeout	5.5V	12		12		ms	1	

#### Notes:

1. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0. 2. Interrupt request through Port 3 (P33–P31).

Zilog

## Low Noise Mode, Extended Temperature

				T <sub>4</sub> = −40 °C to +105 °C					
				1 Ŵ		4 M			
No	Symbol	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
			5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25		25	ns	1
	TfC	and Fall Times	5.5V		25		25	ns	1
3	3 TwC Inp	Input Clock Width	4.5V	500		125		ns	1
			5.5V	500		125		ns	1
4.	4. TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
			5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC			1
			5.5V	2.5TpC		2.5TpC			1
6	TpTin	Timer Input Period	4.5V		4TpC	4TpC	".		1
			5.5V		4TpC	4TpC			1
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwIL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
		High Time	5.5V	2.5TpC		2.5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	10		10		ms	1
		Delay Time for Timeout	5.5V	10		10		ms	1

#### Notes:

1. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

2. Interrupt request through Port 3 (P33-P31).

# LOW NOISE VERSION

#### Low EMI Emission

The Z86E04/E08 can be programmed to operate in a Low EMI Emission Mode by means of a mask ROM bit option. Use of this feature results in:

- All pre-driver slew rates reduced to 10 ns typical.
- Internal SCLK/TCLK operation limited to a maximum of 4 MHz–250 ns cycle time.

# **PIN FUNCTIONS**

#### **OTP Programming Mode**

**D7–D0** Data Bus. Data can be read from, or written to, the EPROM through this data bus.

 $V_{CC}$  Power Supply. It is typically 5V during EPROM Read Mode and 6.4V during the other modes (Program, Program Verify, and so on).

**CE** Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

**OE** Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

**EPM** *EPROM Program Mode.* This pin controls the different EPROM Program Modes by applying different voltages.

 $\boldsymbol{V}_{\mathsf{PP}}$  Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

- Output drivers have resistances of 500 Ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Low EMI Mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

**Clock** Address Clock. This pin is a clock input. The internal address counter increases by one with one clock cycle.

**PGM** *Program Mode* (active Low). A Low level at this pin programs the data to the EPROM through the Data Bus.

#### **Application Precaution**

The production test-mode environment may be enabled accidentally during normal operation if *excessive noise* surges above  $V_{CC}$  occur on the XTAL1 pin.

In addition, processor operation of Z8 OTP devices may be affected by *excessive noise* surges on the  $V_{PP}$ ,  $\overline{CE}$ , EPM,  $\overline{OE}$  pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP Mode include the following:

- Using a clamping diode to V<sub>CC</sub>.
- Adding a capacitor to the affected pin.

**Note:** Programming the EPROM/Test Mode Disable option will prevent accidental entry into EPROM Mode or Test Mode.

**Port 2, P27–P20.** Port 2 is an 8-bit, bit programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under software

control to be inputs or outputs, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 8).




Figure 8. Port 2 Configuration

# PIN FUNCTIONS (Continued)

**Port 3, P33–P31.** Port 3 is a 3-bit, CMOS-compatible port with three fixed input (P33–P31) lines. These three input lines can be configured under software control as digital Schmitt-trigger inputs or analog inputs.

These three input lines are also used as the interrupt sources IRQ0–IRQ3, and as the timer input signal  $T_{\rm IN}$  (Figure 9).




Figure 9. Port 3 Configuration

**Comparator Inputs.** Two analog comparators are added to input of Port 3, P31, and P32, for interface flexibility. The comparators reference voltage P33 (REF) is common to both comparators.

Typical applications for the on-board comparators; Zero crossing detection, A/D conversion, voltage scaling, and threshold detection. In Analog Mode, P33 input functions serve as a reference voltage to the comparators.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP

Mode. The common voltage range is 0-4 V when the V<sub>CC</sub> is 5.0V; the power supply and common mode rejection ratios are 90 dB and 60 dB, respectively.

Interrupts are generated on either edge of Comparator 2's output, or on the falling edge of Comparator 1's output. The comparator output is used for interrupt generation, Port 3 data inputs, or  $T_{\rm IN}$  through P31. Alternatively, the comparators can be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

# FUNCTIONAL DESCRIPTION

The following special functions have been incorporated into the Z8 devices to enhance the standard Z8 core architecture to provide the user with increased design flexibility.

**RESET**. This function is accomplished by means of a Power-On Reset or a Watch-Dog Timer Reset. Upon power-up, the Power-On Reset circuit waits for  $T_{POR}$  ms, plus 18 clock cycles, then starts program execution at address 000C (Hex) (Figure 10). The Z8 control registers' reset value is shown in Table 3.




Figure 10. Internal Reset Configuration

**Power-On Reset (POR).** A timer circuit clocked by a dedicated on-board RC oscillator is used for a POR timer function. The POR time allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the four following conditions:

Watch-Dog Timer Reset. The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and is retriggered on subsequent execution of the WDT instruction. The timer circuit is driven by an onboard RC oscillator.

- Power-bad to power-good status
- Stop-Mode Recovery
- WDT time-out
- WDH time-out

**Program Memory.** The Z86E04/E08 addresses up to 1K/2KB of Internal Program Memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0–1024/2048 are on-chip one-time programmable ROM.


Identifiers 1023/2047 3FFH/7FFH Location of On-Chip First Byte of ROM Instruction Executed After RESET 12 0CH IRQ5 0BH 11 10 IRQ5 0AH IRQ4 9 09H IRQ4 8 08H 7 **IRQ3** 07H Interrupt Vector 6 06H IRQ3 (Lower Byte) IRQ2 5 05H 04H 4 IRQ2 Interrupt Vector 3 IRQ1 03H (Upper Byte) **IRQ1** 2 02H 1 IRQ0 01H 0 00H IRQ0

Figure 11. Program Memory Map

**Register File.** The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers R0–R3, R4–R127 and R241–R255, respectively (Figure 12). General-purpose registers occupy the 04H to 7FH address space. I/O ports are mapped as per the existing CMOS Z8.

Location	· · · · · · · · · · · · · · · · · · ·	Identifiers
255 (FFH)	Stack Pointer (Bits 7-0)	SPL
254 (FE)	General-Purpose Register	GPR
253 (FD)	Register Pointer	RP
252 (FC)	Program Control Flags	FLAGS
251 (FB)	Interrupt Mask Register	IMR
250 (FA)	Interrupt Request Register	IRQ
249 (F9)	Interrupt Priority Register	IPR
248 (F8)	Ports 0-1 Mode	P01M
247 (F7)	Port 3 Mode	РЗМ
246 (F6)	Port 2 Mode	P2M
245 (F5)	T0 Prescaler	PRE0
244 (F4)	Timer/Counter 0	то
243 (F3)	T1 Prescaler	PRE1
242 (F2)	Timer/Counter 1	<b>T</b> 1
241 (F1H)	Timer Mode	TMR
128	Not Implemented	
127 (7FH)	General-Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	P1
0 (00H)	Port 0	P0

Figure 12. Register File



\* Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

Load Capacitor								
	33	3 pFd	56	oFd	100	pFd	0.00	1μFd
Resistor (R)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	33K	31K	20K	20K	12K	11K	1.4K	1.4K
560K	56K	52K	34K	32K	20K	19K	2.5K	2.4K
220K	144K	130K	84K	78K	48K	45K	6K	6K
100K	315K	270K	182K	164K	100K	95K	12K	12K
56K	552K	480K	330K	300K	185K	170K	23K	22K
20K	1.4M	1 <b>M</b>	884K	740K	500K	450K	65K	61K
10K	2.6M	2M	1.6M	1.3M	980K	820K	130K	123K
5K	4.4M	3M	2.8M	2M	1.7K	1.3M	245K	225K
2K	8M	5M	6M	4M	3.8K	2.7M	600K	536K
1K	12M	7M	8.8M	6M	6.3K	4.2M	1.0M	950K

Notes:

A = STD Mode Frequency. B = Low EMI Mode Frequency.

#### Table 6. Typical Frequency vs. RC Values V<sub>cc</sub> = 3.3V @ 25°C

Load Capacitor								
Resistor (R)	33 pFd		56 pFd		100	pFd	0.00 1µFd	
	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	18K	18K	12K	12K	7.4K	7.7K	1K	1K
560K	30K	30K	20K	20K	12K	12K	1.6K	1.6K
220K	70K	70K	47K	47K	30K	30K	4K	4K
100K	150K	148K	97K	96K	60K	60K	8K	8K
56K	268K	250K	176K	170K	100K	100K	15K	15K
20K	690M	600K	463K	416K	286K	266K	40K	40K
10K	1.2M	1M	860K	730K	540K	480K	80K	76K
5K	2M	1.7M	1.5M	1.2M	950K	820K	151K	138K
2K	4.6M	3M	3.3M	2.4M	2.2M	1.6M	360K	316K
1K	7M	4.6M	5M	3.6M	3.6K	2.6M	660K	565K

Notes:

A = STD Mode Frequency.

B = Low EMI Mode Frequency.

HALT Mode. This instruction turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

Note: On the C12 ICEBOX, the IRQ3 does not wake the device out of HALT Mode.

**STOP Mode.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10  $\mu$ A. The STOP Mode is released by a RESET through a Stop-Mode Recovery (pin P27). A Low input condition on P27 releases the STOP Mode. Program execution begins at location 000C(Hex). However, when P27 is used to release the STOP Mode, the I/O port Mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

LD P2M, #1XXX XXXXB NOP STOP

X = Dependent on user's application.

**Note:** A low level detected on P27 pin will take the device out of STOP Mode even if configured as an output.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, such as:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
	or	
FF	NOP	; clear the pipeline
7 <b>F</b>	HALT	; enter HALT Mode

**Watch-Dog Timer** (WDT). The Watch-Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT is refreshed when it is enabled within every 1 Twdt period; otherwise, the controller resets itself, The WDT instruction affects the flags accordingly; Z=1, S=0, V=0.

WDT = 5F (Hex)

**Opcode WDT** (5FH). The first time Opcode 5FH is executed, the WDT is enabled and subsequent execution clears the WDT counter. This must be done at least every  $T_{WDT}$ ; otherwise, the WDT times out and generates a reset. The generated reset is the same as a power-on reset of  $T_{POR}$ , plus 18 XTAL clock cycles. The software enabled WDT does not run in STOP Mode.


**Opcode WDH** (4FH). When this instruction is executed it enables the WDT during HALT. If not, the WDT stops when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT running during HALT Mode. A WDH instruction executed without executing WDT (5FH) has no effect.

**Permanent WDT.** Selecting the hardware enabled Permanent WDT option, will automatically enable the WDT upon exiting reset. The permanent WDT will always run in HALT Mode and STOP Mode, and it cannot be disabled.

Auto Reset Voltage ( $V_{LV}$ ). The Z8 has an auto-reset builtin. The auto-reset circuit resets the Z8 when it detects the  $V_{CC}$  below  $V_{LV}$ .

Figure 17 shows the Auto Reset Voltage versus temperature. If the V<sub>CC</sub> drops below the VCC operating voltage range, the Z8 will function down to the V<sub>LV</sub> unless the internal clock frequency is higher than the specified maximum V<sub>LV</sub> frequency.

# FUNCTIONAL DESCRIPTION (Continued)



#### Z86E04/E08 CMOS Z8 OTP Microcontrollers

#### Low EMI Emission

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to V<sub>DD</sub> and GND (V<sub>SS</sub>), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as  $\overline{CE}$ , P31 functions as  $\overline{OE}$ , P32 functions as EPM, P33 functions as V<sub>PP</sub>, and P02 functions as PGM.

**ROM Protect.** ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI **are supported** (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and  $\overline{CE}$  pins be clamped to V<sub>CC</sub> through a diode to V<sub>CC</sub> to prevent accidentally entering the OTP Mode. The V<sub>PP</sub> requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

**WDT Enable.** The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

**EPROM/Test Mode Disable.** The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

**User Modes.** Table 7 shows the programming voltage of each mode.

Programming Modes	$V_{_{PP}}$	EPM	CE	ŌĒ	PGM	ADDR	DATA	V <sub>cc</sub> *
EPROM READ	NU	V <sub>H</sub>	VIL	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	5.0V
PROGRAM	V <sub>H</sub>	V <sub>IH</sub>	VIL	VIH	V <sub>IL</sub>	ADDR	In	6.4V
PROGRAM VERIFY	V <sub>H</sub>	ViH	VIL	VIL	V <sub>IH</sub>	ADDR	Out	6.4V
EPROM PROTECT	V <sub>H</sub>	V <sub>H</sub>	V <sub>H</sub>	ViH	V <sub>IL</sub>	NU	NU	6.4V
LOW NOISE SELECT	V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	VIH	V <sub>IL</sub>	NU	NU	6.4V
AUTO LATCH DISABLE	V <sub>H</sub>	VIH	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
WDT ENABLE	V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	VIH	VIL	NU	NU	6.4V
EPROM/TEST MODE	V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V

#### Table 7. OTP Programming Table

#### Notes:

- 1.  $V_{H} = 12.75V \pm 0.25 V_{DC}$ .
- 2.  $V_{IH}$  = As per specific Z8 DC specification.
- 3. V<sub>IL</sub>= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to  $V_H$  or  $V_{IH}$  level.
- 5. NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.
- 6.  $I_{PP}$  during programming = 40 mA maximum.
- 7.  $I_{CC}$  during programming, verify, or read = 40 mA maximum.
- 8. \*  $V_{CC}$  has a tolerance of ±0.25V.




Figure 18. Z86E04/E08 Address Counter Waveform

T<sub>0</sub> Initial Value (When Written)

(Range: 1-256 Decimal

# **Z8 CONTROL REGISTERS**






Figure 24. Timer Mode Register (F1<sub>H</sub>: Read/Write)






D3 D2

D1 D0

R244 TO

D7 D6 D5 D4

#### Figure 28. Prescaler 0 Register (F5<sub>H</sub>: Write Only)








Figure 30. Port 3 Mode Register (F7<sub>H</sub>: Write Only)







Figure 26. Prescaler 1 Register (F3<sub>H</sub>: Write Only)


#### **PACKAGE INFORMATION**

Zilog




SYMBOL	MILLI	METER	INCH		
	MIN	MAX	MIN	MAX	
<u>A1</u>	0.51	0.81	.020	.032	
5A	3.25	3.43	.128	.135	
B	0.38	0.53	.015	.021	
B1	1.14	1.65	.045	.065	
С	0.23	0.38	.009	.015	
D	22.35	23.37	.880	.920	
E	7.62	8.13	.300	.320	
El	6.22	6.48	.245	.255	
E	2.54	TYP	.100 TYP		
eA	7.87	8.89	.310	.350	
L.	3.19	3.81	.125	.150	
Q1	1.52	1.65	.060	.065	
S	0.89	1.65	.035	.065	

CONTROLLING DIMENSIONS : INCH



#### 18-Pin DIP Package Diagram



SYMBOL	MILLI	METER	INCH		
	MIN	MAX	KIN	MAX	
A	2.40	2.65	0.094	0.104	
A1	0.10	0.30	0.004	0.012	
A2	2.24	2.44	0.088	0.096	
8	0.36	0.46	0.014	0.018	
C	0.23	0.30	0.009	0.012	
D	11.40	11.75	0.449	0.463	
ε	7.40	7.60	0.291	0.299	
(F)	1.27 TYP		0.050 TYP		
н	10.00	10.65	0.394	0.419	
h	0.30	0.50	0.012	0.020	
L	0.60	1.00	0.024	0.039	
Q1	0.97	1.07	0.038	0.042	

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

#### **18-Pin SOIC Package Diagram**