

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details Product Status | Active |
|-------------------------------|------------------------------------------------------------|
| | Active |
| o | |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 12MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 14 |
| Program Memory Size | 2KB (2K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 125 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 18-DIP (0.300", 7.62mm) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z86e0812peg1866 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FEATURES

- 14 Input/Output Lines
- Six Vectored, Prioritized Interrupts
 (3 falling edge, 1 rising edge, 2 timers)
- Two Analog Comparators
- Program Options:
 - Low Noise
 - ROM Protect
 - Auto Latch
 - Watch-Dog Timer (WDT)
 - EPROM/Test Mode Disable

- Two Programmable 8-Bit Counter/Timers, Each with
 6-Bit Programmable Prescaler
- WDT/ Power-On Reset (POR)
- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, RC, or External Clock
- Clock-Free WDT Reset
- Low-Power Consumption (50 mw typical)
- Fast Instruction Pointer (1µs @ 12 MHz)
- RAM Bytes (125)

GENERAL DESCRIPTION

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of Zilog's single-chip Z8® MCU family that allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.

Note: All Signals with an overline, "", are active Low, for example: B/W (WORD is active Low); B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

| Connection | Circuit | Device |
|------------|-----------------|-----------------|
| Power | V _{cc} | V _{DD} |
| Ground | GND | V_{SS} |

PIN DESCRIPTION




Figure 3. 18-Pin EPROM Mode Configuration




Figure 4. 18-Pin DIP/SOIC Mode Configuration

Table 1. 18-Pin DIP Pin Identification

| EPROM | Programmi | ng Mode | | |
|--------------|-----------------|-----------------|-----------|--|
| Pin# | Symbol | Function | Direction | |
| 1–4 | D4-D7 | Data 4, 5, 6, 7 | In/Output | |
| 5 | V _{cc} | Power Supply | | |
| 6 | NC | No Connection | | |
| 7 | CE | Chip Enable | Input | |
| 8 | ŌĒ | Output Enable | Input | |
| 9 | EPM | EPROM Prog Mode | Input | |
| 10 | V _{PP} | Prog Voltage | Input | |
| 11 | Clear | Clear Clock | Input | |
| 12 | Clock | Address | Input | |
| 13 | PGM | Prog Mode | Input | |
| 14 | GND | Ground | · | |
| 15–18 | D0-D3 | Data 0,1, 2, 3 | In/Output | |

Table 2. 18-Pin DIP/SOIC Pin Identification

| Standa | rd Mode | | |
|--------|-----------------|----------------------|-----------|
| Pin# | Symbol | Function | Direction |
| 1–4 | P24-P27 | Port 2, Pins 4,5,6,7 | In/Output |
| 5 | V _{CC} | Power Supply | <u></u> |
| 6 | XTAL2 | Crystal Osc. Clock | Output |
| 7 | XTAL1 | Crystal Osc. Clock | Input |
| 8 | P31 | Port 3, Pin 1, AN1 | Input |
| 9 | P32 | Port 3, Pin 2, AN2 | Input |
| 10 | P33 | Port 3, Pin 3, REF | Input |
| 11–13 | P00-P02 | Port 0, Pins 0,1,2 | In/Output |
| 14 | GND | Ground | |
| 15–18 | P20-P23 | Port 2, Pins 0,1,2,3 | In/Output |

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability. Total power

dissipation should not exceed 462 mW for the package. Power dissipation is calculated as follows:

Total Power Dissipation = $V_{DD} \times [I_{DD} - (sum of I_{OH})]$ + sum of $[(V_{DD} - V_{OH}) \times I_{OH}]$ + sum of $(V_{0L} \times I_{0L})$

| Parameter | Min | Max | Units | Note |
|----------------------------------------------------------------|-----------------|--------------------|-------|------|
| Ambient Temperature under Bias | -40 | +105 | С | |
| Storage Temperature | -6 5 | +150 | С | |
| Voltage on any Pin with Respect to V _{ss} | -0.7 | +12 | ٧ | 1 |
| Voltage on V _{DD} Pin with Respect to V _{SS} | -0.3 | +7 | V | |
| Voltage on Pins 7, 8, 9, 10 with Respect to V _{SS} | -0.6 | V _{DD} +1 | V | 2 |
| Total Power Dissipation | | 1.65 | W | · |
| Maximum Allowable Current out of V _{SS} | - | 300 | mA | |
| Maximum Allowable Current into V _{DD} | - \ W.L | 220 | mA | |
| Maximum Allowable Current into an Input Pin | -600 | +600 | μА | 3 |
| Maximum Allowable Current into an Open-Drain Pin | -600 | +600 | μA | 4 |
| Maximum Allowable Output Current Sinked by Any I/O Pin | | 25 | mA | |
| Maximum Allowable Output Current Sourced by Any I/O Pin | | 25 | mA | |
| Total Maximum Output Current Sinked by a Port | | 60 | mA | |
| Total Maximum Output Current Sourced by a Port | | 45 | mA | |

- 1. This applies to all pins except where otherwise noted. Maximum current into pin must be \pm 600 μ A.
- 2. There is no input protection diode from pin to V_{DD} (not applicable to EPROM Mode).
- 3. This excludes Pin 6 and Pin 7.
- 4. Device pin is not at an output Low state.

DC ELECTRICAL CHARACTERISTICS (Continued)

| | | - | T _A = 0°0 | C to +70°C | Typical | | | |
|------------------|------------------|---------------------|----------------------|------------|---------|-------|-------------------------------------------------|-------------|
| Sym | Parameter | V _{cc} [4] | Min | Max | @ 25°C | Units | Conditions | Notes |
| I _{CC1} | Standby Current | 4.5V | | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | (Low Noise Mode) | | | | | | V _{CC} @ 1 MHz | |
| | | 5.5V | | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 1 MHz | |
| | | 4.5V | | 4.5 | 2.8 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 2 MHz | |
| | | 5.5V | ***** | 4.5 | 2.8 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 2 MHz | |
| | | 4.5V | | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 4 MHz | |
| | | 5.5V | | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 4 MHz | |
| I_{CC2} | Standby Current | 4.5V | | 10.0 | 1.0 | μΑ | STOP Mode V _{IN} = 0V, V _{CC} | 7,8 |
| | | | | | · • | | WDT is not Running | |
| | | 5.5V | | 10.0 | 1.0 | μА | STOP Mode V _{IN} = 0V,V _{CC} | 7,8 |
| | | | | | | | WDT is not Running | |
| I _{ALL} | Auto Latch Low | 4.5V | | 32.0 | 16 | μА | 0V < V _{IN} < V _{CC} | |
| | Current | 5.5V | | 32.0 | 16 | μА | 0V < V _{IN} < V _{CC} | - |
| I _{ALH} | Auto Latch High | 4.5V | make | -16.0 | -8.0 | μА | OV < V _{IN} < V _{CC} | - |
| | Current | 5.5V | | -16.0 | -8.0 | μА | 0V < V _{IN} < V _{CC} | |

- 1. Port 2 and Port 0 only
- 2. $V_{SS} = 0V = GND$
- 3. The device operates down to V_{LV} of the specified frequency for V_{LV} . The minimum operational V_{CC} is determined on the value of the voltage V_{LV} at the ambient temperature. The V_{LV} increases as the temperature decreases.
- 4. V_{CC} = 4.5 to 5.5V, typical values measured at V_{CC} = 5.0V. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5V with typical values measured at V_{CC} = 5.0V.
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at $\rm V_{\rm CC}$ or $\rm V_{\rm SS}$ level.
- 8. If analog comparator is selected, then the comparator inputs must be at $V_{\rm CC}$ level.

DC ELECTRICAL CHARACTERISTICS

Extended Temperature

| | | | | 40°C to)5°C | Typical | | | |
|-------------------------------|--------------------------------------------------|---------------------|----------------------|----------------------|--------------|-------|---------------------------------------|-------------|
| Sym | Parameter | V _{cc} [4] | Min | Max | @ 25°C | Units | Conditions | Notes |
| $\overline{V_{\text{INMAX}}}$ | Max Input Voltage | 4.5V | | 12.0 | | V | I _{IN} < 250 μA | 1 |
| | | 5.5V | ** | 12.0 | | V | I _{IN} < 250 μA | 1 |
| V _{CH} | Clock Input High Voltage | 4.5V | 0.8 V _{CC} | V _{CC} +0.3 | 2.8 | V | Driven by External Clock Generator | |
| | | 5.5V | 0.8 V _{CC} | V _{CC} +0.3 | 2.8 | ٧ | Driven by External Clock Generator | |
| V _{CL} | Clock Input Low Voltage | 4.5V | V _{SS} -0.3 | 0.2 V _{CC} | 1.7 | ٧ | Driven by External Clock Generator | |
| | | 5.5V | | 0.2 V _{CC} | 1.7 | V | Driven by External Clock Generator | |
| V _{IH} | Input High Voltage | 4.5V | 0.7 V _{CC} | V _{CC} +0.3 | 2.8 | V | | |
| | | 5.5V | 0.7 V _{CC} | V _{CC} +0.3 | 2.8 | ٧ | ** | |
| V_{IL} | Input Low Voltage | 4.5V | V _{ss} –0.3 | 0.2 V _{CC} | 1.5 | V | | |
| | | 5.5V | V _{ss} -0.3 | 0.2 V _{CC} | 1.5 | V | | |
| V_{OH} | Output High Voltage | 4.5V | V _{CC} -0.4 | | 4.8 | V | I _{OH} = -2.0 mA | 5 |
| | | 5.5V | V _{CC} -0.4 | | 4.8 | V | I _{OH} = -2.0 mA | 5 |
| | | 4.5V | V _{CC} -0.4 | <u> </u> | | ٧ | Low Noise @ I _{OH} = -0.5 mA | |
| | | 5.5V | V _{CC} -0.4 | • | ** | V | Low Noise @ I _{OH} = -0.5 mA | |
| V_{OL1} | Output Low Voltage | 4.5V | | 0.4 | 0.1 | V | $I_{OL} = +4.0 \text{ mA}$ | 5 |
| | • | 5.5V | | 0.4 | 0.1 | ٧ | $I_{OL} = +4.0 \text{ mA}$ | 5 |
| | | 4.5V | | 0.4 | 0.1 | ٧ | Low Noise @ I _{OL} = 1.0 mA | |
| | • | 5.5V | | 0.4 | 0.1 | V | Low Noise @ I _{OL} = 1.0 mA | |
| V _{OL2} | Output Low Voltage | 4.5V | | 1.0 | 0.3 | V | I _{OL} = +12 mA, | 5 |
| | | 5.5V | | 1.0 | 0.3 | V | $I_{OL} = +12 \text{ mA},$ | 5 |
| V_{OFFSET} | Comparator Input | 4.5V | | 25.0 | 10.0 | mV | | |
| | Offset Voltage | 5.5V | | 25.0 | 10.0 | mV | | |
| V _{LV} | V _{CC} Low Voltage Auto Reset | | 1.8 | 3.8 | 2.8 | V | @ 6 MHz Max. Int. CLK Freq. | 3 |
| l _{i∟} | Input Leakage | 4.5V | | -1.0 | 1.0 | μА | $V_{IN} = 0V, V_{CC}$ | |
| | (Input Bias Current of Comparator) | 5.5V | | -1.0 | 1.0 | μА | $V_{IN} = 0V$, V_{CC} | |
| I _{OL} | Output Leakage | 4.5V | | -1.0 | 1.0 | μА | $V_{IN} = 0V_i V_{CC}$ | |
| | | 5.5V | | -1.0 | 1.0 | μA | $V_{IN} = 0V, V_{CC}$ | |
| V _{ICR} | Comparator Input Common Mode Voltage Range | | Ö | V _{CC} –1.5 | | V | | · . <u></u> |

DC ELECTRICAL CHARACTERISTICS (Continued)

| | | | • • • • • • • • • • • • • • • • • • • • | 40°C to 5°C | Typical | | | |
|------------------|------------------------------------|---------------------|-----------------------------------------|----------------|---------|-------|-------------------------------------------------------------|-------|
| Sym | Parameter | V _{CC} [4] | Min | Max | @ 25°C | Units | Conditions | Notes |
| Icc | Supply Current | 4.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
| | | 5.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
| | | 4.5V | | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
| | | 5.5V | | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
| | | 4.5V | _ | 20.0 | 12.0 | mA | All Output and I/O Pins Floating @ 12 MHz | 5,7 |
| | | 5.5V | | 20.0 | 12.0 | mA | All Output and I/O Pins Floating @ 12 MHz | 5,7 |
| I _{CC1} | Standby Current | 4.5V | | 5.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz | 5,7 |
| | | 5.5V | | 5.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz | 5,7 |
| | | 4.5V | -10- | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz | 5,7 |
| | | 5.5V | | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz | 5,7 |
| | | 4.5V | = | 7.0 | 4.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz | 5,7 |
| | | 5.5V | | 7.0 | 4.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz | 5,7 |
| Icc | Supply Current (Low Noise Mode) | 4.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 1 MHz | 7 |
| | | 5.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 1 MHz | 7 |
| | | 4.5V | , | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
| | | 5.5V | | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
| | | 4.5V | | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 4 MHz | 7 |
| | | 5.5V | | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 4 MHz | 7 |

AC ELECTRICAL CHARACTERISTICS




Figure 6. AC Electrical Timing Diagram

AC ELECTRICAL CHARACTERISTICS

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Standard Temperature

| 15 | | | | 7 | T _A = 0 °C | to +70 °C | • | <u></u> | |
|----|---------|------------------------|-----------------|-------------|-----------------------|-----------|-----|---------|-------|
| | | | | 8 N | lHz | 12 | MHz | | |
| No | Symbol | Parameter | V _{cc} | Min | Max | Min | Max | Units | Notes |
| 1 | TpC | Input Clock Period | 4.5V | 125 | DC | 83 | DC | ns | 1 |
| | | | 5.5V | 125 | DC | 83 | DC | ns | 1 |
| 2 | TrC,TfC | Clock Input Rise | 4.5V | -8. | 25 | | 15 | ns | 1 |
| | | and Fall Times | 5.5V | | 25 | | 15 | ns | 1 |
| 3 | TwC | Input Clock Width | 4.5V | 62 | | 41 | | ns | 1 |
| | | | 5.5V | 62 | | 41 | • | ns | 1 |
| 4 | TwTinL | Timer Input Low Width | 4.5V | 100 | | 100 | | ns | 1 |
| | | | 5.5V | 70 | 1 | 70 | | ns | 1 |
| 5 | TwTinH | Timer Input High Width | 4.5V | 5TpC | | 5TpC | | | 1 |
| | | | 5.5V | 5TpC | | 5TpC | | | 1 |
| 6 | TpTin | Timer Input Period | 4.5V | | 8TpC | 8TpC | | ••• | 1 |
| | | | 5.5V | | 8TpC | 8TpC | | | 1 |
| 7 | TrTin, | Timer Input Rise | 4.5V | | 100 | | 100 | ns | 1 |
| | TtTin | and Fall Time | 5.5V | | 100 | | 100 | ns | 1 |
| 8 | TwlL | Int. Request Input | 4.5V | 70 | | 70 | | ns | 1,2 |
| | | Low Time | 5.5V | 70 | | 70 | | ns | 1,2 |
| 9 | TwiH | Int. Request Input | 4.5V | | 5TpC | 5TpC | | | 1,2 |
| | | High Time | 5.5V | | 5TpC | 5TpC | | - | 1,2 |
| 10 | Twdt | Watch-Dog Timer | 4.5V | 12 | <u> </u> | 12 | | ms | 1 |
| | | Delay Time for Timeout | 5.5V | 12 | · | 12 | · · | ms | 1 |
| 11 | Tpor | Power-On Reset Time | 4.5V | 20 | 80 | 20 | 80 | ms | 1 |
| | | | 5.5V | 20 | 80 | 20 | 80 | ms | 1 |

^{1.} Timing Reference uses 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

^{2.} Interrupt request through Port 3 (P33-P31).

AC ELECTRICAL CHARACTERISTICS

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Extended Temperature

| | | | | T 8 M | | to +105 °C 12 N | | " | - |
|----|---------|------------------------|-----------------|----------|-----|--------------------|-----|-------|-------|
| No | Symbol | Parameter | V _{cc} | Min | Max | Min | Max | Units | Notes |
| 1 | ТрС | Input Clock Period | 4.5V | 125 | DC | 83 | DC | ns | 1 |
| | | | 5.5V | 125 | DC | 83 | DC | ns | 1 |
| 2 | TrC,TfC | Clock Input Rise | 4.5V | | 25 | | 15 | ns | 1 |
| | | and Fall Times | 5.5V | | 25 | | 15 | ns | 1 |
| 3 | TwC | Input Clock Width | 4.5V | | 62 | | 41 | ns | 1 |
| | | | 5.5V | | 62 | | 41 | ns | 1 |
| 4 | TwTinL | Timer Input Low Width | 4.5V | 70 | | 70 | | ns | 1 |
| | | | 5.5V | 70 | | 70 | • | ns | 1 |
| 5 | TwTinH | Timer Input High Width | 4.5V | 5TpC | | 5TpC | | | 1 |
| | | | 5.5V | 5TpC | | 5TpC | | | 1 |
| 6 | TpTin | Timer Input Period | 4.5V | 8TpC | | 8TpC | | | 1 |
| | | <u> </u> | 5.5V | 8TpC | | 8TpC | | | 1 |
| 7 | TrTin, | Timer Input Rise | 4.5V | | 100 | | 100 | ns | 1 |
| | TtTin | and Fall Time | 5.5V | | 100 | | 100 | ns | 1 |
| 8 | TwlL | Int. Request Input | 4.5V | 70 | | 70 | | ns | 1,2 |
| | | Low Time | 5.5V | 70 | | 70 | • | ns | 1,2 |
| 9 | TwiH | Int. Request Input | 4.5V | 5TpC | | 5TpC | | | 1,2 |
| | | High Time | 5.5V | 5TpC | | 5TpC | | | 1,2 |
| 10 | Twdt | Watch-Dog Timer | 4.5V | 10 | | 10 | | ms | 1 |
| | | Delay Time for Timeout | 5.5V | 10 | | 10 | | ms | 1 |
| 11 | Tpor | Power-On Reset Time | 4.5V | 12 | 100 | 12 | 100 | ms | 1 |
| | | | 5.5V | 12 | 100 | 12 | 100 | ms | 1 |
| | | | | | | | | | |

^{1.} Timing Reference uses 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

^{2.} Interrupt request made through Port 3 (P33-P31).

LOW NOISE VERSION

Low EMI Emission

The Z86E04/E08 can be programmed to operate in a Low EMI Emission Mode by means of a mask ROM bit option. Use of this feature results in:

- All pre-driver slew rates reduced to 10 ns typical.
- Internal SCLK/TCLK operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 Ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Low EMI Mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

PIN FUNCTIONS

OTP Programming Mode

D7–D0 Data Bus. Data can be read from, or written to, the EPROM through this data bus.

 $V_{\rm CC}$ Power Supply. It is typically 5V during EPROM Read Mode and 6.4V during the other modes (Program, Program Verify, and so on).

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

OE Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

EPM *EPROM Program Mode.* This pin controls the different EPROM Program Modes by applying different voltages.

 \mathbf{V}_{PP} Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

Clock Address Clock. This pin is a clock input. The internal address counter increases by one with one clock cycle.

PGM Program Mode (active Low). A Low level at this pin programs the data to the EPROM through the Data Bus.

Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if *excessive noise* surges above V_{CC} occur on the XTAL1 pin.

In addition, processor operation of Z8 OTP devices may be affected by *excessive noise* surges on the V_{pp} , \overline{CE} , EPM, \overline{OE} pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP Mode include the following:

- Using a clamping diode to V_{CC}.
- Adding a capacitor to the affected pin.

Note: Programming the EPROM/Test Mode Disable option will prevent accidental entry into EPROM Mode or Test Mode.

FUNCTIONAL DESCRIPTION (Continued)

The Z8 instructions can access registers directly or indirectly through an 8-bit address field. This allows short 4-bit register addressing using the Register Pointer.

In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer (Figure 13) addresses the starting location of the active working-register group.




Figure 13. Register Pointer

Stack Pointer. The Z8 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.


General-Purpose Registers (GPR). These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the $V_{\rm CC}$ voltage-specified operating range. **Note:** Register R254 has been designated as a general-purpose register and is set to 00 Hex after any reset or Stop-Mode Recovery.

Counter/Timer. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 can be driven by the internal clock source only (Figure 14).

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters are also programmed to stop upon reaching zero (Single-Pass Mode) or to automatically reload the initial value and continue counting (Modulo-N Continuous Mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or non-retriggerable, or used as a gate input for the internal clock.




^{*} Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

Clock. The Z8 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directly to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to $V_{\rm SS}$, Pin 14 to reduce Ground noise injection.



^{*} Typical value including pin parasitics

Figure 16. Oscillator Configuration

HALT Mode. This instruction turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

Note: On the C12 ICEBOX, the IRQ3 does not wake the device out of HALT Mode.

STOP Mode. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 μA . The STOP Mode is released by a RESET through a Stop-Mode Recovery (pin P27). A Low input condition on P27 releases the STOP Mode. Program execution begins at location 000C(Hex). However, when P27 is used to release the STOP Mode, the I/O port Mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

LD

P2M, #1XXX XXXXB

NOP STOP

X = Dependent on user's application.

Note: A low level detected on P27 pin will take the device out of STOP Mode even if configured as an output.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, such as:

FF 6F NOP STOP ; clear the pipeline ; enter STOP Mode

~

FF 7**F** NOP HALT ; clear the pipeline

; enter HALT Mode

Watch-Dog Timer (WDT). The Watch-Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT is refreshed when it is enabled within every 1 Twdt period; otherwise, the controller resets itself, The WDT instruction affects the flags accordingly; Z=1, S=0, V=0.

WDT = 5F (Hex)

Opcode WDT (5FH). The first time Opcode 5FH is executed, the WDT is enabled and subsequent execution clears the WDT counter. This must be done at least every T_{WDT} ; otherwise, the WDT times out and generates a reset. The generated reset is the same as a power-on reset of T_{POR} , plus 18 XTAL clock cycles. The software enabled WDT does not run in STOP Mode.

Opcode WDH (4FH). When this instruction is executed it enables the WDT during HALT. If not, the WDT stops when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT running during HALT Mode. A WDH instruction executed without executing WDT (5FH) has no effect.

Permanent WDT. Selecting the hardware enabled Permanent WDT option, will automatically enable the WDT upon exiting reset. The permanent WDT will always run in HALT Mode and STOP Mode, and it cannot be disabled.

Auto Reset Voltage (V_{LV}). The Z8 has an auto-reset builtin. The auto-reset circuit resets the Z8 when it detects the V_{CC} below V_{LV} .

Figure 17 shows the Auto Reset Voltage versus temperature. If the V_{CC} drops below the VCC operating voltage range, the Z8 will function down to the V_{LV} unless the internal clock frequency is higher than the specified maximum V_{LV} frequency.




Figure 18. Z86E04/E08 Address Counter Waveform

FUNCTIONAL DESCRIPTION (Continued)




Figure 19. Z86E04/E08 Programming Waveform (EPROM Read)




Figure 20. Z86E04/E08 Programming Waveform (Program and Verify)

FUNCTIONAL DESCRIPTION (Continued)




Figure 21. Z86E04/E08 Programming Options Waveform (EPROM Protect and Low Noise Program)

Z8 CONTROL REGISTERS




Figure 24. Timer Mode Register (F1_H: Read/Write)




Figure 25. Counter Timer 1 Register (F2_H: Read/Write)




Figure 26. Prescaler 1 Register (F3_H: Write Only)




Figure 27. Counter/Timer 0 Register (F4_H: Read/Write)




Figure 28. Prescaler 0 Register (F5_H: Write Only)




Figure 29. Port 2 Mode Register (F6_H: Write Only)






Figure 30. Port 3 Mode Register (F7_H: Write Only)

PACKAGE INFORMATION






| LDEMYZ | MILLI | METER | INC | CH |
|----------|-------|-------|------|------|
| | MIN | MAX | MIN | MAX |
| A1 | 0.51 | 0.81 | .020 | .032 |
| SA | 3.25 | 3.43 | .128 | .135 |
| В | 0.38 | 0.53 | .015 | .021 |
| Bl | 1.14 | 1.65 | .045 | .065 |
| С | 0.23 | 0.38 | .009 | .015 |
| D | 22.35 | 23.37 | .880 | .920 |
| E | 7.62 | 8.13 | .300 | .320 |
| El | 6.22 | 6.48 | .245 | .255 |
| 2 | 2,54 | TYP | .100 | TYP |
| eA | 7.87 | 8.89 | .310 | .350 |
| <u> </u> | 3.18 | 3.81 | .125 | .150 |
| Ωt | 1.52 | 1.65 | .060 | .065 |
| 2 | 0.89 | 1.65 | .035 | .065 |

CONTROLLING DIMENSIONS : INCH

18-Pin DIP Package Diagram



| SYMBOL | MILLI | METER | INCH | | | |
|----------|-------|-------|-------|-------|--|--|
| 21 MBDL | MIN | MAX | KIN | MAX | | |
| A | 2.40 | 2.65 | 0.094 | 0.104 | | |
| A1 | 0.10 | 0.30 | 0.004 | 0.012 | | |
| A2 | 2.24 | 2.44 | 0.088 | 0.096 | | |
| 8 | 0.36 | 0.46 | 0.014 | 0.018 | | |
| С | 0.23 | 0.30 | 0.009 | 0.012 | | |
| D | 11.40 | 11.75 | 0.449 | 0.463 | | |
| Ε | 7.40 | 7.60 | 0.291 | 0.299 | | |
| (| 1.27 | TYP | 0.05 | O TYP | | |
| Н | 10.00 | 10.65 | 0.394 | 0.419 | | |
| h | 0.30 | 0.50 | 0.012 | 0.020 | | |
| _ L | 0.60 | 1.00 | 0.024 | 0.039 | | |
| Q1 | 0.97 | 1.07 | 0.038 | 0.042 | | |

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

18-Pin SOIC Package Diagram