

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 12MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 14 |
| Program Memory Size | 2KB (2K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 125 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 18-DIP (0.300", 7.62mm) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z86e0812psg1866 |

PIN DESCRIPTION




Figure 3. 18-Pin EPROM Mode Configuration




Figure 4. 18-Pin DIP/SOIC Mode Configuration

Table 1. 18-Pin DIP Pin Identification

| EPROM Programming Mode | | | | | | | |
|------------------------|-----------------|-----------------|-----------|--|--|--|--|
| Pin# | Symbol | Function | Direction | | | | |
| 1–4 | D4-D7 | Data 4, 5, 6, 7 | In/Output | | | | |
| 5 | V _{cc} | Power Supply | | | | | |
| 6 | NC | No Connection | | | | | |
| 7 | CE | Chip Enable | Input | | | | |
| 8 | ŌĒ | Output Enable | Input | | | | |
| 9 | EPM | EPROM Prog Mode | Input | | | | |
| 10 | V _{PP} | Prog Voltage | Input | | | | |
| 11 | Clear | Clear Clock | Input | | | | |
| 12 | Clock | Address | Input | | | | |
| 13 | PGM | Prog Mode | Input | | | | |
| 14 | GND | Ground | · | | | | |
| 15–18 | D0-D3 | Data 0,1, 2, 3 | In/Output | | | | |

Table 2. 18-Pin DIP/SOIC Pin Identification

| Standard Mode | | | | | | |
|---------------|-----------------|----------------------|-----------|--|--|--|
| Pin# | Symbol | Function | Direction | | | |
| 1–4 | P24-P27 | Port 2, Pins 4,5,6,7 | In/Output | | | |
| 5 | V _{CC} | Power Supply | <u></u> | | | |
| 6 | XTAL2 | Crystal Osc. Clock | Output | | | |
| 7 | XTAL1 | Crystal Osc. Clock | Input | | | |
| 8 | P31 | Port 3, Pin 1, AN1 | Input | | | |
| 9 | P32 | Port 3, Pin 2, AN2 | Input | | | |
| 10 | P33 | Port 3, Pin 3, REF | Input | | | |
| 11–13 | P00-P02 | Port 0, Pins 0,1,2 | In/Output | | | |
| 14 | GND | Ground | | | | |
| 15–18 | P20-P23 | Port 2, Pins 0,1,2,3 | In/Output | | | |

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 5).




Figure 5. Test Load Diagram

CAPACITANCE

 $T_A = 25$ °C, $V_{CC} = GND = 0V$, f = 1.0 MHz, unmeasured pins returned to GND.

| Parameter | Min | Max |
|--------------------|-----|-------|
| Input capacitance | 0 | 10 pF |
| Output capacitance | 0 | 20 pF |
| I/O capacitance | 0 | 25 pF |

| | | | $T_A = 0^{\circ}C$ | to +70°C | Typical | | | · |
|------------------|---------------------------------|---------------------|--------------------|----------|---------|-------|---|-------|
| Sym | Parameter | V _{CC} [4] | Min | Max | @ 25°C | Units | Conditions | Notes |
| Icc | Supply Current | 4.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
| | | 5.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
| | | 4.5V | | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
| | | 5.5V | | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
| | | 4.5V | • | 20.0 | 12.0 | mA | All Output and I/O Pins Floating @ 12 MHz | 5,7 |
| | | 5.5V | | 20.0 | 12.0 | mA | All Output and I/O Pins Floating @ 12 MHz | 5,7 |
| I _{CC1} | Standby Current | 4.5V | | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz | 5,7 |
| | | 5.5V | ~ | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz | 5,7 |
| | | 4.5V | ., | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz | 5,7 |
| | | 5.5V | - | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz | 5,7 |
| | | 4.5V | | 7.0 | 4.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz | 5,7 |
| | | 5.5V | | 7.0 | 4.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz | 5,7 |
| I _{cc} | Supply Current (Low Noise Mode) | 4.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 1 MHz | 7 |
| | | 5.5V | | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 1 MHz | 7 |
| | | 4.5V | | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
| | | 5.5V | | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
| | | 4.5V | | 15.0 | 8.2 | | All Output and I/O Pins Floating @ 4 MHz | 7 |
| | | 5.5V | | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 4 MHz | 7 |

DC ELECTRICAL CHARACTERISTICS (Continued)

| | | - | T _A = 0°0 | C to +70°C | Typical | | | |
|------------------|------------------|---------------------|----------------------|------------|---------|-------|---|-------------|
| Sym | Parameter | V _{cc} [4] | Min | Max | @ 25°C | Units | Conditions | Notes |
| I _{CC1} | Standby Current | 4.5V | | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | (Low Noise Mode) | | | | | | V _{CC} @ 1 MHz | |
| | | 5.5V | | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 1 MHz | |
| | | 4.5V | | 4.5 | 2.8 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 2 MHz | |
| | | 5.5V | ***** | 4.5 | 2.8 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 2 MHz | |
| | | 4.5V | | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 4 M Hz | |
| | | 5.5V | | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, | 7 |
| | | | | | | | V _{CC} @ 4 MHz | |
| I_{CC2} | Standby Current | 4.5V | | 10.0 | 1.0 | μΑ | STOP Mode V _{IN} = 0V, V _{CC} | 7,8 |
| | | | | | · • | | WDT is not Running | |
| | | 5.5V | | 10.0 | 1.0 | μА | STOP Mode V _{IN} = 0V,V _{CC} | 7,8 |
| | | | | | | | WDT is not Running | |
| I _{ALL} | Auto Latch Low | 4.5V | | 32.0 | 16 | μА | 0V < V _{IN} < V _{CC} | |
| | Current | 5.5V | | 32.0 | 16 | μА | 0V < V _{IN} < V _{CC} | - |
| I _{ALH} | Auto Latch High | 4.5V | mak. | -16.0 | -8.0 | μА | OV < V _{IN} < V _{CC} | - |
| | Current | 5.5V | | -16.0 | -8.0 | μА | 0V < V _{IN} < V _{CC} | |

Notes:

- 1. Port 2 and Port 0 only
- 2. $V_{SS} = 0V = GND$
- 3. The device operates down to V_{LV} of the specified frequency for V_{LV} . The minimum operational V_{CC} is determined on the value of the voltage V_{LV} at the ambient temperature. The V_{LV} increases as the temperature decreases.
- 4. V_{CC} = 4.5 to 5.5V, typical values measured at V_{CC} = 5.0V. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5V with typical values measured at V_{CC} = 5.0V.
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at $\rm V_{\rm CC}$ or $\rm V_{\rm SS}$ level.
- 8. If analog comparator is selected, then the comparator inputs must be at $V_{\rm CC}$ level.

| Sym | Parameter | V _{cc} [4] | T _A = -40°C to +105°C Min Max | Typical @ 25°C | Units | Conditions | Notes |
|------------------|----------------------------------|---------------------|---|-------------------|-------|---|-------|
| I _{CC1} | Standby Current (Low Noise Mode) | 4.5V | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 1 MHz | 7 |
| | | 5.5V | 4.0 | 2.5 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 1 MHz | 7 |
| | | 4.5V | 4.5 | 2.8 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz | 7 |
| | | 5.5V | 4.5 | 2.8 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz | 7 |
| | | 4.5V | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 4 MHz | 7 |
| | | 5.5V | 5.0 | 3.0 | mA | HALT Mode V _{IN} = 0V, V _{CC} @ 4 MHz | 7 |
| I _{CC2} | Standby Current | 4.5V | 20 | 1.0 | μА | STOP Mode $V_{IN} = 0V, V_{CC}$ WDT is not Running | 7,8 |
| | • | 5.5V | 20 | 1.0 | μА | STOP Mode V _{IN} = 0V, V _{CC} WDT is not Running | 7,8 |
| I _{ALL} | Auto Latch Low | 4.5V | 40 | 16 | μА | OV < V _{IN} < V _{CC} | |
| | Current | 5.5V | 40 | 16 | μА | OV < V _{IN} < V _{CC} | |
| I _{ALH} | Auto Latch High | 4.5V | -20.0 | -8.0 | μА | OV < V _{IN} < V _{CC} | |
| | Current | 5.5V | -20.0 | -8.0 | μА | 0V < V _{IN} < V _{CC} | |

Notes:

- 1. Port 2 and Port 0 only
- 2. $V_{SS} = 0V = GND$
- 3. The device operates down to V_{LV} of the specified frequency for V_{LV} . The minimum operational V_{CC} is determined on the value of the voltage V_{LV} at the ambient temperature. The V_{LV} increases as the temperature decreases.
- 4. V_{CC} = 4.5V to 5.5V, typical values measured at V_{CC} = 5.0V
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at V_{CC} or V_{SS} level.
- 8. If analog comparator is selected, then the comparator inputs must be at V_{CC} level.

AC ELECTRICAL CHARACTERISTICS




Figure 6. AC Electrical Timing Diagram

AC ELECTRICAL CHARACTERISTICS

Low Noise Mode, Standard Temperature

| | | | | Т | _= 0 °C t | o +70 °C | | | |
|----|-----------|------------------------|----------|--------|-----------|-------------|---------------|-------|-------|
| | | | | 1 M | | 4 M | Hz | | |
| No | Symbol | Parameter | v_{cc} | Min | Max | Min | Max | Units | Notes |
| 1 | TPC | Input Clock Period | 4.5V | 1000 | DC | 250 | DC | ns | 1 |
| | | - | 5.5V | 1000 | DC | 250 | DC | ns | 1 |
| 2 | TrC | Clock Input Rise | 4.5V | | 25 | | 25 | ns | 1 |
| | TfC | and Fall Times | 5.5V | | 25 | , | 25 | ns | 1 |
| 3 | TwC | Input Clock Width | 4.5V | 500 | | 125 | | ns | 1 |
| | | - | 5.5V | 500 | | 125 | | ns | 1 |
| 4. | TwTinL | Timer Input Low Width | 4.5V | 70 | • | 70 | | ns | 1 |
| | | - | 5.5V | 70 | | 70 | | ns | 1 |
| 5 | TwTinH | Timer Input High Width | 4.5V | 2.5TpC | | 2.5TpC | | | 1 |
| | | - | 5.5V | 2.5TpC | | 2.5TpC | | ., | 1 |
| 6 | TpTin | Timer Input Period | 4.5V | 4TpC | | 4TpC | | | 1 |
| | | - | 5.5V | 4TpC | | 4TpC | | | 1 |
| 7 | TrTin, | Timer Input Rise | 4.5V | · · | 100 | | 100 | ns | 1 |
| | TtTin | and Fall Time | 5.5V | | 100 | | 100 | ns | 1 |
| 8 | TwiL | Int. Request Input | 4.5V | 70 | | 70 | _ | ns | 1,2 |
| | Low Time | • | 5.5V | 70 | | 70 | | ns | 1,2 |
| 9 | TwiH | Int. Request Input | 4.5V | 2.5TpC | | 2.5TpC | | | 1,2 |
| | High Time | • | 5.5V | 2.5TpC | | 2.5TpC | - | | 1,2 |
| 10 | Twdt | Watch-Dog Timer | 4.5V | 12 | | 12 | | ms | 1 |
| | | Delay Time for Timeout | 5.5V | 12 | | 12 | | ms | 1 |

Notes:

- Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.
 Interrupt request through Port 3 (P33–P31).

LOW NOISE VERSION

Low EMI Emission

The Z86E04/E08 can be programmed to operate in a Low EMI Emission Mode by means of a mask ROM bit option. Use of this feature results in:

- All pre-driver slew rates reduced to 10 ns typical.
- Internal SCLK/TCLK operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 Ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Low EMI Mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

PIN FUNCTIONS

OTP Programming Mode

D7–D0 Data Bus. Data can be read from, or written to, the EPROM through this data bus.

 $V_{\rm CC}$ Power Supply. It is typically 5V during EPROM Read Mode and 6.4V during the other modes (Program, Program Verify, and so on).

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

OE Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

EPM *EPROM Program Mode.* This pin controls the different EPROM Program Modes by applying different voltages.

 \mathbf{V}_{PP} Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

Clock Address Clock. This pin is a clock input. The internal address counter increases by one with one clock cycle.

PGM Program Mode (active Low). A Low level at this pin programs the data to the EPROM through the Data Bus.

Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if *excessive noise* surges above V_{CC} occur on the XTAL1 pin.

In addition, processor operation of Z8 OTP devices may be affected by *excessive noise* surges on the V_{pp} , \overline{CE} , EPM, \overline{OE} pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP Mode include the following:

- Using a clamping diode to V_{CC}.
- Adding a capacitor to the affected pin.

Note: Programming the EPROM/Test Mode Disable option will prevent accidental entry into EPROM Mode or Test Mode.

Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under software

control to be inputs or outputs, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 8).





Figure 8. Port 2 Configuration



^{*} Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The Z8 has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 15). The sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z8 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an Interrupt Request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Note: User must select any Z86E08 mode in Zilog's C12 ICEBOX[™] emulator. The rising edge interrupt is not supported on the CCP emulator (a hardware/software workaround must be employed).

Table 4. Interrupt Types, Sources, and Vectors

| Name | Source | Vector Location | Comments |
|------|----------|--------------------|------------------|
| IRQ0 | AN2(P32) | 0,1 | External (F)Edge |
| IRQ1 | REF(P33) | 2,3 | External (F)Edge |
| IRQ2 | AN1(P31) | 4,5 | External (F)Edge |
| IRQ3 | AN2(P32) | 6,7 | External (R)Edge |
| IRQ4 | TO | 8,9 | Internal |
| IRQ5 | T1 | 10,11 | Internal |

Notes:

F = Falling edge triggered

R = Rising edge triggered





Figure 15. Interrupt Block Dlagram

Clock. The Z8 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directly to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to $V_{\rm SS}$, Pin 14 to reduce Ground noise injection.



^{*} Typical value including pin parasitics

Figure 16. Oscillator Configuration

FUNCTIONAL DESCRIPTION (Continued)




Figure 17. Typical Auto Reset Voltage (V_{LV}) vs. Temperature




Figure 18. Z86E04/E08 Address Counter Waveform




Figure 20. Z86E04/E08 Programming Waveform (Program and Verify)




Figure 22. Z86E04/E08 Programming Options Waveform (Auto Latch Disable, Permanent WDT Enable and EPROM/Test Mode Disable)

FUNCTIONAL DESCRIPTION (Continued)






Figure 23. Z86E04/E08 Programming Algorithm

PACKAGE INFORMATION






| LDEMYZ | MILLI | METER | INC | CH |
|----------|-------|-------|------|------|
| | MIN | MAX | MIN | MAX |
| A1 | 0.51 | 0.81 | .020 | .032 |
| SA | 3.25 | 3.43 | .128 | .135 |
| В | 0.38 | 0.53 | .015 | .021 |
| Bl | 1.14 | 1.65 | .045 | .065 |
| С | 0.23 | 0.38 | .009 | .015 |
| D | 22.35 | 23.37 | .880 | .920 |
| E | 7.62 | 8.13 | .300 | .320 |
| El | 6.22 | 6.48 | .245 | .255 |
| 2 | 2,54 | TYP | .100 | TYP |
| eA | 7.87 | 8.89 | .310 | .350 |
| <u> </u> | 3.18 | 3.81 | .125 | .150 |
| Ωt | 1.52 | 1.65 | .060 | .065 |
| 2 | 0.89 | 1.65 | .035 | .065 |

CONTROLLING DIMENSIONS : INCH

18-Pin DIP Package Diagram



| SYMBOL | MILLI | METER | INCH | | |
|----------|-------|-------|-------|-------|--|
| 21 MBDL | MIN | MAX | KIN | MAX | |
| A | 2.40 | 2.65 | 0.094 | 0.104 | |
| A1 | 0.10 | 0.30 | 0.004 | 0.012 | |
| A2 | 2.24 | 2.44 | 0.088 | 0.096 | |
| 8 | 0.36 | 0.46 | 0.014 | 0.018 | |
| С | 0.23 | 0.30 | 0.009 | 0.012 | |
| D | 11.40 | 11.75 | 0.449 | 0.463 | |
| Ε | 7.40 | 7.60 | 0.291 | 0.299 | |
| (| 1.27 | TYP | 0.05 | O TYP | |
| Н | 10.00 | 10.65 | 0.394 | 0.419 | |
| h | 0.30 | 0.50 | 0.012 | 0.020 | |
| _ L | 0.60 | 1.00 | 0.024 | 0.039 | |
| Q1 | 0.97 | 1.07 | 0.038 | 0.042 | |

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

18-Pin SOIC Package Diagram

ORDERING INFORMATION

Z86E04

Z86E08

Standard Temperature

Standard Temperature

| | _ |
|------------|---|
| 18-Pin DIP | • |

18-Pin SOIC

18-Pin DIP

18-Pin SOIC

Z86E0412PSC

Z86E0412SSC

Z86E0812PSC

Z86E0812SSC

Z86E0412PEC

Z86E0412SEC

Z86E0812PEC

Z86E0812SEC

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.

Codes

Preferred Package P = Plastic DIP

Speeds 12 =12 MHz

Longer Lead Time

S = SOIC


Environmental
C = Plastic Standard

Preferred Temperature

 $S = 0^{\circ}C$ to $+70^{\circ}C$

E = -40°C to +105°C





Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be

found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com