

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status Active Core Processor Z8 Core Size 8-Bit Speed 12MHz Connectivity - Peripherals POR, WDT Number of I/O 14 Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole Package / Case 18-DIP (0.300", 7.62mm)	
Core Processor Z8 Core Size 8-Bit Speed 12MHz Connectivity - Peripherals POR, WDT Number of I/O 14 Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Core Size 8-Bit Speed 12MHz Connectivity - Peripherals POR, WDT Number of I/O 14 Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Speed 12MHz Connectivity - Peripherals POR, WDT Number of I/O 14 Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Connectivity - Peripherals POR, WDT Number of I/O 14 Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Peripherals POR, WDT Number of I/O 14 Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Number of I/O 14 Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Program Memory Size 2KB (2K x 8) Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Program Memory Type OTP EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
EEPROM Size - RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
RAM Size 125 x 8 Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Voltage - Supply (Vcc/Vdd) 4.5V ~ 5.5V Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Data Converters - Oscillator Type Internal Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Oscillator TypeInternalOperating Temperature 0° C ~ 70° C (TA)Mounting TypeThrough Hole	
Operating Temperature 0°C ~ 70°C (TA) Mounting Type Through Hole	
Mounting Type Through Hole	
Package / Case 18-DIP (0.300", 7.62mm)	
Supplier Device Package -	
Purchase URL https://www.e-xfl.com/product-detail/zilog/z86e0812psg1903	

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FEATURES

- 14 Input/Output Lines
- Six Vectored, Prioritized Interrupts
 (3 falling edge, 1 rising edge, 2 timers)
- Two Analog Comparators
- Program Options:
 - Low Noise
 - ROM Protect
 - Auto Latch
 - Watch-Dog Timer (WDT)
 - EPROM/Test Mode Disable

- Two Programmable 8-Bit Counter/Timers, Each with
 6-Bit Programmable Prescaler
- WDT/ Power-On Reset (POR)
- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, RC, or External Clock
- Clock-Free WDT Reset
- Low-Power Consumption (50 mw typical)
- Fast Instruction Pointer (1µs @ 12 MHz)
- RAM Bytes (125)

GENERAL DESCRIPTION

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of Zilog's single-chip Z8® MCU family that allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.

Note: All Signals with an overline, "", are active Low, for example: B/W (WORD is active Low); B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V_{SS}




Figure 1. Functional Block Diagram

GENERAL DESCRIPTION (Continued)




Figure 2. EPROM Programming Mode Block Diagram

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 5).




Figure 5. Test Load Diagram

CAPACITANCE

 $T_A = 25$ °C, $V_{CC} = GND = 0V$, f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	10 pF
Output capacitance	0	20 pF
I/O capacitance	0	25 pF

DC ELECTRICAL CHARACTERISTICS

Standard Temperature

			$T_A = 0^{\circ}C$	to +70°C	Typical			
Sym	Parameter	V _{cc} [4]	Min	Max	@ 25°C	Units	Conditions	Notes
VINMAX	Max Input Voltage	4.5V	<u> </u>	12		V	I _{In} <250 μA	1
		5.5V		12		٧	I _{In} <250 μΑ	1
V _{CH}	Clock Input High Voltage	4.5V	0.8 V _{CC}	V _{CC} +0.3	2.8	٧	Driven by External Clock Generator	
		5.5V	0.8 V _{CC}	V _{CC} +0.3	2.8	V	Driven by External Clock Generator	- "
V _{CL}	Clock Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	1.7	V	Driven by External Clock Generator	
		5.5V	V _{SS} -0.3	0.2 V _{CC}	1.7	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.8	V		
		5.5V	$0.7 V_{CC}$	V _{CC} +0.3	2.8	V		
V _{IL}	Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V		
		5.5V	V _{SS} -0.3	$0.2\mathrm{V_{CC}}$	1.5	٧		
V _{OH}	Output High Voltage	4.5V	V _{CC} -0.4		4.8	٧	$I_{OH} = -2.0 \text{ mA}$	5
	_	5.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	5
	•	4.5V	V _{CC} -0.4		4.8	٧	Low Noise @ I _{OH} = -0.5 mA	*** **
	•	5.5V	V _{CC} -0.4		4.8	٧	Low Noise @ I _{OH} = -0.5 mA	
V _{OL1}	Output Low Voltage	4.5V		0.8	0.1	٧	$I_{OL} = +4.0 \text{ mA}$	5
	•	5.5V		0.4	0.1	V	I _{OL} = +4.0 mA	5
	•	4.5V		0.4	0.1	V	Low Noise @ I _{OL} = 1.0 mA	
	•	5.5V	<u>.</u>	0.4	0.1	V	Low Noise @ I _{OL} = 1.0 mA	
V _{OL2}	Output Low Voltage	4.5V		0.8	0.8	٧	I _{OL} = +12 mA,	5
	•	5.5V	-,	0.8	0.8	٧	l _{OL} = +12 mA,	5
VOFFSET	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
V_{LV}	V _{CC} Low Voltage Auto Reset		2.2	3.0	2.8	V	@ 6 MHz Max. Int. CLK Freq.	<u>-</u>
I _{IL}	Input Leakage	4.5V	-1.0	1.0		μА	V _{IN} = 0V, V _{CC}	
	(Input Bias Current of Comparator)	5.5V	-1.0	1.0	·	μА	V _{IN} = 0V, V _{CC}	*****
I _{OL}	Output Leakage	4.5V	-1.0	1.0		μA	V _{IN} = 0V, V _{CC}	
	-	5.5V	-1.0	1.0		μА	V _{IN} = 0V, V _{CC}	
V _{ICR}	Comparator Input Common Mode Voltage Range		0	V _{CC} -1.0		V		

			$T_A = 0^{\circ}C$	to +70°C	Typical			·
Sym	Parameter	V _{CC} [4]	Min	Max	@ 25°C	Units	Conditions	Notes
Icc	Supply Current	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		4.5V	•	20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
		5.5V		20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
I _{CC1}	Standby Current	4.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz	5,7
		5.5V	~	4.0	2.5	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz	5,7
		4.5V	.,	5.0	3.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz	5,7
		5.5V	-	5.0	3.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz	5,7
		4.5V		7.0	4.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz	5,7
		5.5V		7.0	4.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz	5,7
I _{cc}	Supply Current (Low Noise Mode)	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		4.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		5.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		4.5V		15.0	8.2		All Output and I/O Pins Floating @ 4 MHz	7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7

DC ELECTRICAL CHARACTERISTICS (Continued)

		-	T _A = 0°0	C to +70°C	Typical			
Sym	Parameter	V _{cc} [4]	Min	Max	@ 25°C	Units	Conditions	Notes
I _{CC1}	Standby Current	4.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V,	7
	(Low Noise Mode)						V _{CC} @ 1 MHz	
		5.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 1 MHz	
		4.5V		4.5	2.8	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 2 MHz	
		5.5V	*****	4.5	2.8	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 2 MHz	
		4.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 4 MHz	
		5.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 4 MHz	
I_{CC2}	Standby Current	4.5V		10.0	1.0	μΑ	STOP Mode V _{IN} = 0V, V _{CC}	7,8
					· •		WDT is not Running	
		5.5V		10.0	1.0	μА	STOP Mode V _{IN} = 0V,V _{CC}	7,8
							WDT is not Running	
I _{ALL}	Auto Latch Low	4.5V		32.0	16	μА	0V < V _{IN} < V _{CC}	
	Current	5.5V		32.0	16	μА	0V < V _{IN} < V _{CC}	-
I _{ALH}	Auto Latch High	4.5V	mak.	-16.0	-8.0	μА	OV < V _{IN} < V _{CC}	-
	Current	5.5V		-16.0	-8.0	μА	0V < V _{IN} < V _{CC}	

Notes:

- 1. Port 2 and Port 0 only
- 2. $V_{SS} = 0V = GND$
- 3. The device operates down to V_{LV} of the specified frequency for V_{LV} . The minimum operational V_{CC} is determined on the value of the voltage V_{LV} at the ambient temperature. The V_{LV} increases as the temperature decreases.
- 4. V_{CC} = 4.5 to 5.5V, typical values measured at V_{CC} = 5.0V. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5V with typical values measured at V_{CC} = 5.0V.
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at $\rm V_{\rm CC}$ or $\rm V_{\rm SS}$ level.
- 8. If analog comparator is selected, then the comparator inputs must be at $V_{\rm CC}$ level.

DC ELECTRICAL CHARACTERISTICS (Continued)

			• • • • • • • • • • • • • • • • • • • •	40°C to 5°C	Typical			
Sym	Parameter	V _{CC} [4]	Min	Max	@ 25°C	Units	Conditions	Notes
Icc	Supply Current	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 2 MHz	5,7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 8 MHz	5,7
		4.5V	_	20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
		5.5V		20.0	12.0	mA	All Output and I/O Pins Floating @ 12 MHz	5,7
I _{CC1}	Standby Current	4.5V		5.0	2.5	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz	5,7
		5.5V		5.0	2.5	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz	5,7
		4.5V	-10-	5.0	3.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz	5,7
		5.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 8 MHz	5,7
		4.5V	=	7.0	4.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz	5,7
		5.5V		7.0	4.0	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 12 MHz	5,7
Icc	Supply Current (Low Noise Mode)	4.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		5.5V		11.0	6.8	mA	All Output and I/O Pins Floating @ 1 MHz	7
		4.5V	,	13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		5.5V		13.0	7.5	mA	All Output and I/O Pins Floating @ 2 MHz	7
		4.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7
		5.5V		15.0	8.2	mA	All Output and I/O Pins Floating @ 4 MHz	7

AC ELECTRICAL CHARACTERISTICS (Continued)

Low Noise Mode, Extended Temperature

				T,	= -40 °C	to +105 °	C		
				1 M		4 M			
No	Symbol	Parameter	V _{cc}	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
			5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25		25	ns	1
	TfC	and Fall Times	5.5V		25	-	25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
			5.5V	500		125		ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
		5.5V	70		70		ns	1	
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC	 -		1
			5.5V	2.5TpC	•	2.5TpC			1
6	TpTin	Timer Input Period	4.5V		4TpC	4TpC			1
			5.5V		4TpC	4TpC			1
7	TrTin,	Timer Input Rise	4.5V		100	•	100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TWIH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
	High Time	5.5V	2.5TpC		2.5TpC			1,2	
10	Twdt	Watch-Dog Timer	4.5V	10		10		ms	1
		Delay Time for Timeout	5.5V	10		10		ms	1

Notes:

^{1.} Timing Reference uses 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

^{2.} Interrupt request through Port 3 (P33-P31).

PIN FUNCTIONS (Continued)

XTAL1, XTAL2 Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallel-resonant crystal, LC, or an external single-phase clock (8 MHz or 12 MHz max) to the on-chip clock oscillator and buffer.

Port 0, P02—P00. Port 0 is a 3-bit bidirectional, Schmitt-triggered CMOS-compatible I/O port. These three I/O lines can be globally configured under software control to be inputs or outputs (Figure 7).

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. On Power-up and Reset, the Auto Latch will set the ports to an undetermined state of 0 or 1. Default condition is Auto Latches enabled.




Figure 7. Port 0 Configuration

Comparator Inputs. Two analog comparators are added to input of Port 3, P31, and P32, for interface flexibility. The comparators reference voltage P33 (REF) is common to both comparators.

Typical applications for the on-board comparators; Zero crossing detection, A/D conversion, voltage scaling, and threshold detection. In Analog Mode, P33 input functions serve as a reference voltage to the comparators.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP

Mode. The common voltage range is 0–4 V when the $V_{\rm CC}$ is 5.0V; the power supply and common mode rejection ratios are 90 dB and 60 dB, respectively.

Interrupts are generated on either edge of Comparator 2's output, or on the falling edge of Comparator 1's output. The comparator output is used for interrupt generation, Port 3 data inputs, or T_{IN} through P31. Alternatively, the comparators can be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

FUNCTIONAL DESCRIPTION

The following special functions have been incorporated into the Z8 devices to enhance the standard Z8 core architecture to provide the user with increased design flexibility.

RESET. This function is accomplished by means of a Power-On Reset or a Watch-Dog Timer Reset. Upon power-up, the Power-On Reset circuit waits for T_{POR} ms, plus 18 clock cycles, then starts program execution at address 000C (Hex) (Figure 10). The Z8 control registers' reset value is shown in Table 3.




Figure 10. Internal Reset Configuration

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for a POR timer function. The POR time allows $V_{\rm CC}$ and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the four following conditions:

- Power-bad to power-good status
- Stop-Mode Recovery
- WDT time-out
- WDH time-out

Watch-Dog Timer Reset. The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and is retriggered on subsequent execution of the WDT instruction. The timer circuit is driven by an on-board RC oscillator.

Program Memory. The Z86E04/E08 addresses up to 1K/2KB of Internal Program Memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0–1024/2048 are on-chip one-time programmable ROM.

Identifiers 1023/2047 3FFH/7FFH Location of On-Chip First Byte of ROM Instruction Executed After RESET 12 0CH IRQ5 0BH 11 10 IRQ5 0AH IRQ4 9 09H IRQ4 8 08H 7 **IRQ3** 07H Interrupt Vector 6 06H IRQ3 (Lower Byte) IRQ2 5 05H 04H IRQ2 Interrupt Vector 3 IRQ1 03H (Upper Byte) IRQ1 2 02H 1 IRQ0 01H 0 00H IRQ0

Figure 11. Program Memory Map

Register File. The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers R0–R3, R4–R127 and R241–R255, respectively (Figure 12). General-purpose registers occupy the 04H to 7FH address space. I/O ports are mapped as per the existing CMOS Z8.

Location		Identifiers
255 (FFH)	Stack Pointer (Bits 7-0)	SPL
254 (FE)	General-Purpose Register	GPR
253 (FD)	Register Pointer	RP
252 (FC)	Program Control Flags	FLAGS
251 (FB)	Interrupt Mask Register	IMR
250 (FA)	Interrupt Request Register	IRQ
249 (F9)	Interrupt Priority Register	IPR
248 (F8)	Ports 0-1 Mode	P01M
247 (F7)	Port 3 Mode	РЗМ
246 (F6)	Port 2 Mode	P2M
245 (F5)	TO Prescaler	PRE0
244 (F4)	Timer/Counter 0	Τ 0
243 (F3)	T1 Prescaler	PRE1
242 (F2)	Timer/Counter 1	T1
241 (F1H)	Timer Mode	TMR
128	Not Implemented	
127 (7FH)	General-Purpose Registers	
4		
3	Port 3	P3
2	Port 2	P2
1	Reserved	P1
0 (00H)	Port 0	P0

Figure 12. Register File

FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The Z8 has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 15). The sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z8 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an Interrupt Request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Note: User must select any Z86E08 mode in Zilog's C12 ICEBOX[™] emulator. The rising edge interrupt is not supported on the CCP emulator (a hardware/software workaround must be employed).

Table 4. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	AN2(P32)	0,1	External (F)Edge
IRQ1	REF(P33)	2,3	External (F)Edge
IRQ2	AN1(P31)	4,5	External (F)Edge
IRQ3	AN2(P32)	6,7	External (R)Edge
IRQ4	TO	8,9	Internal
IRQ5	T1	10,11	Internal

Notes:

F = Falling edge triggered

R = Rising edge triggered




Figure 15. Interrupt Block Dlagram

Low EMI Emission

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to V_{DD} and GND (V_{SS}), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as \overline{CE} , P31 functions as \overline{OE} , P32 functions as EPM, P33 functions as V_{PP} , and P02 functions as \overline{PGM} .

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and $\overline{\text{CE}}$ pins be clamped to V_{CC} through a diode to V_{CC} to prevent accidentally entering the OTP Mode. The V_{PP} requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

WDT Enable. The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

EPROM/Test Mode Disable. The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

User Modes. Table 7 shows the programming voltage of each mode.

Table 7. OTP Programming Table

V_{pp}	EPM	CE	ŌĒ	PGM	ADDR	DATA	V _{cc} *
NU	V _H	V _{IL}	V _{IL}	V _{IH}	ADDR	Out	5.0V
V _H	V _{IH}	V _{IL}	V _{IH}	V _{IL}	ADDR	In	6.4V
V _H	V _{IH}	V _{IL}	V _{IL}	V _{1H}	ADDR	Out	6.4V
V _H	V _H	V _H	V _{IH}	V _{IL}	NU	NU	6.4V
V _H	V _{IH}	V _H	V _{IH}	V _{IL}	NU	NU	6.4V
V _H	V _{IH}	V _H	V _{IL}	V _{IL}	NU	NU	6.4V
V _H	V _{IL}	V _H	VIH	V _{IL}	NU	NU	6.4V
V _H	V _{IL}	V _H	V _{IL}	V _{IL}	NU	NU	6.4V
	NU	NU V _H V _H V _{IH} V _H V _{IH} V _H V _H V _H V _{IH} V _H V _{IH} V _H V _{IH} V _H V _{IL}	NU V _H V _{IL} V _H V _{IH} V _{IL} V _H V _{IH} V _{IL} V _H V _{IH} V _H V _H V _{IH} V _H V _H V _{IL} V _H V _H V _{IL} V _H	NU V _H V _{IL} V _{IL} V _H V _{IH} V _{IL} V _{IH} V _H V _{IH} V _{IL} V _{IL} V _H V _I V _I V _I	NU V _H V _{IL} V _{IL} V _{IH} V _H V _{IH} V _{IL} V _{IH} V _{IL} V _H V _{IH} V _{IL} V _{IL} V _{IH} V _H V _{IH} V _H V _{IH} V _{IL} V _H V _{IH} V _H V _{IL} V _{IL} V _H V _{IL} V _I V _{IL} V _{IL}	NU V _H V _{IL} V _{IL} V _{IH} ADDR V _H V _{IH} V _{IL} V _{IH} V _{IL} ADDR V _H V _{IH} V _{IL} V _{IL} V _{IH} ADDR V _H V _H V _H V _{IL} NU V _H V _{IH} V _H V _{IL} NU V _H V _{IH} V _H V _{IL} NU V _H V _{IL} V _H V _{IL} NU	NU V _H V _{IL} V _{IL} V _{IH} ADDR Out V _H V _{IH} V _{IL} V _{IL} ADDR In V _H V _{IH} V _{IL} V _{IH} ADDR Out V _H V _H V _I V _I NU NU V _H V _{IH} V _I V _{IL} NU NU V _H V _I V _I V _I NU NU V _H V _{IL} V _I NU NU

Notes:

- 1. $V_H = 12.75V \pm 0.25 V_{DC}$.
- 2. V_{IH} = As per specific Z8 DC specification.
- 3. V_{IL}= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to V_H or V_{IH} level.
- 5. NU = Not used, but must be set to either V_{IH} or V_{IL} level.
- 6. Ipp during programming = 40 mA maximum.
- I_{CC} during programming, verify, or read = 40 mA maximum.
- 8. * V_{CC} has a tolerance of ±0.25V.




Figure 20. Z86E04/E08 Programming Waveform (Program and Verify)




Figure 22. Z86E04/E08 Programming Options Waveform (Auto Latch Disable, Permanent WDT Enable and EPROM/Test Mode Disable)

FUNCTIONAL DESCRIPTION (Continued)




Figure 23. Z86E04/E08 Programming Algorithm

Z8 CONTROL REGISTERS




Figure 24. Timer Mode Register (F1_H: Read/Write)




Figure 25. Counter Timer 1 Register (F2_H: Read/Write)




Figure 26. Prescaler 1 Register (F3_H: Write Only)




Figure 27. Counter/Timer 0 Register (F4_H: Read/Write)




Figure 28. Prescaler 0 Register (F5_H: Write Only)




Figure 29. Port 2 Mode Register (F6_H: Write Only)




Figure 30. Port 3 Mode Register (F7_H: Write Only)

ORDERING INFORMATION

Z86E04

Z86E08

Standard Temperature

Standard Temperature

	_
18-Pin DIP	•

18-Pin SOIC

18-Pin DIP

18-Pin SOIC

Z86E0412PSC

Z86E0412SSC

Z86E0812PSC

Z86E0812SSC

Z86E0412PEC

Z86E0412SEC

Z86E0812PEC

Z86E0812SEC

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.

Codes

Preferred Package P = Plastic DIP

Speeds 12 =12 MHz

Longer Lead Time

S = SOIC


Environmental
C = Plastic Standard

Preferred Temperature

 $S = 0^{\circ}C$ to $+70^{\circ}C$

E = -40°C to +105°C





Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be

found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com