



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0812seg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1. Functional Block Diagram

### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 5).




Figure 5. Test Load Diagram

### **CAPACITANCE**

 $T_A = 25$ °C,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	10 pF
Output capacitance	0	20 pF
I/O capacitance	0	25 pF

# DC ELECTRICAL CHARACTERISTICS

Standard Temperature

			$T_A = 0^{\circ}C$	to +70°C	Typical			
Sym	Parameter	V <sub>cc</sub> [4]	Min	Max	@ 25°C	Units	Conditions	Notes
VINMAX	Max Input Voltage	4.5V	<u> </u>	12		V	I <sub>In</sub> <250 μA	1
		5.5V		12		٧	I <sub>In</sub> <250 μΑ	1
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	٧	Driven by External Clock Generator	
		5.5V	0.8 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V	Driven by External Clock Generator	- "
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.7	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V		
<del></del>		5.5V	$0.7  V_{CC}$	V <sub>CC</sub> +0.3	2.8	V		
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>SS</sub> -0.3	$0.2\mathrm{V_{CC}}$	1.5	٧		
V <sub>OH</sub>	Output High Voltage	4.5V	V <sub>CC</sub> -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	5
		5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	5
		4.5V	V <sub>CC</sub> -0.4		4.8	٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	*** **
		5.5V	V <sub>CC</sub> -0.4		4.8	٧	Low Noise @ I <sub>OH</sub> = -0.5 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.8	0.1	٧	$I_{OL} = +4.0 \text{ mA}$	5
	•	5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	5
	•	4.5V		0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
	•	5.5V	<u>.</u>	0.4	0.1	V	Low Noise @ I <sub>OL</sub> = 1.0 mA	
V <sub>OL2</sub>	Output Low Voltage	4.5V		0.8	0.8	٧	I <sub>OL</sub> = +12 mA,	5
	•	5.5V	-,	0.8	0.8	٧	l <sub>OL</sub> = +12 mA,	5
VOFFSET	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
$V_{LV}$	V <sub>CC</sub> Low Voltage Auto Reset		2.2	3.0	2.8	V	@ 6 MHz Max. Int. CLK Freq.	<u>-</u>
I <sub>IL</sub>	Input Leakage	4.5V	-1.0	1.0		μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
	(Input Bias Current of Comparator)	5.5V	-1.0	1.0	· ·	μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	· · · · · · · · · · · · · · · · · · ·
I <sub>OL</sub>	Output Leakage	4.5V	-1.0	1.0		μА	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
	•	5.5V	-1.0	1.0		μА	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input Common Mode Voltage Range		0	V <sub>CC</sub> -1.0		V		

# **AC ELECTRICAL CHARACTERISTICS**




Figure 6. AC Electrical Timing Diagram

# **AC ELECTRICAL CHARACTERISTICS**

Low Noise Mode, Standard Temperature

				Т	_= 0 °C t	o +70 °C			
				1 M		4 M	Hz		
No	Symbol	Parameter	$v_{cc}$	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
		-	5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25		25	ns	1
	TfC	and Fall Times	5.5V		25	,	25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
		-	5.5V	500		125		ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70	•	70		ns	1
		-	5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC			1
		-	5.5V	2.5TpC		2.5TpC		.,	1
6	TpTin	Timer Input Period	4.5V	4TpC		4TpC			1
		-	5.5V	4TpC		4TpC			1
7	TrTin,	Timer Input Rise	4.5V	· ·	100	<del></del>	100	ns	1
	TtTìn	and Fall Time	5.5V		100		100	ns	1
8	TwiL	Int. Request Input	4.5V	70		70	_	ns	1,2
	Low Time	•	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
	High Time	•	5.5V	2.5TpC		2.5TpC	<del></del> -		1,2
10	Twdt	Watch-Dog Timer	4.5V	12		12		ms	1
		Delay Time for Timeout	5.5V	12		12		ms	1

### **Notes:**

- Timing Reference uses 0.7 V<sub>CC</sub> for a logic 1 and 0.2 V<sub>CC</sub> for a logic 0.
   Interrupt request through Port 3 (P33–P31).

# AC ELECTRICAL CHARACTERISTICS (Continued)

Low Noise Mode, Extended Temperature

				1 M		° to +105 to +105 4 M			
No	TPC Input Clock Period  TrC Clock Input Rise and Fall Times  TwC Input Clock Width  TwTinL Timer Input Low Width  TwTinH Timer Input High Width  TpTin Timer Input Period  TrTin, Timer Input Rise and Fall Time  TwIL Int. Request Input Low Time  TwIH Int. Request Input High Time  TwIH Watch-Dog Timer	Parameter	V <sub>cc</sub>	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
			5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V	+	25		25	ns	1
	TfC	and Fall Times	5.5V		25		25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
			5.5V	500		125		ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
			5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC	<del></del> -		1
			5.5V	2.5TpC	•	2.5TpC			1
6	TpTin	Timer Input Period	4.5V		4TpC	4TpC			1
			5.5V		4TpC	4TpC			1
7	TrTin,	Timer Input Rise	4.5V		100	•	100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TwiH	Int. Request Input	4.5V	2.5TpC		2.5TpC	, <u>, , , , , , , , , , , , , , , , ,</u>		1,2
		High Time	5.5V	2.5TpC		2.5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	10		10		ms	
		Delay Time for Timeout	5.5V	10		10		ms	1

#### Notes:

<sup>1.</sup> Timing Reference uses 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

<sup>2.</sup> Interrupt request through Port 3 (P33-P31).

### **LOW NOISE VERSION**

#### Low EMI Emission

The Z86E04/E08 can be programmed to operate in a Low EMI Emission Mode by means of a mask ROM bit option. Use of this feature results in:

- All pre-driver slew rates reduced to 10 ns typical.
- Internal SCLK/TCLK operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 Ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Low EMI Mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

#### PIN FUNCTIONS

## **OTP Programming Mode**

**D7–D0** Data Bus. Data can be read from, or written to, the EPROM through this data bus.

 $V_{\rm CC}$  Power Supply. It is typically 5V during EPROM Read Mode and 6.4V during the other modes (Program, Program Verify, and so on).

**CE** Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

**OE** Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

**EPM** *EPROM Program Mode.* This pin controls the different EPROM Program Modes by applying different voltages.

 $\mathbf{V}_{\mathsf{PP}}$  Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

**Clock** Address Clock. This pin is a clock input. The internal address counter increases by one with one clock cycle.

**PGM** Program Mode (active Low). A Low level at this pin programs the data to the EPROM through the Data Bus.

## **Application Precaution**

The production test-mode environment may be enabled accidentally during normal operation if *excessive noise* surges above V<sub>CC</sub> occur on the XTAL1 pin.

In addition, processor operation of Z8 OTP devices may be affected by *excessive noise* surges on the  $V_{pp}$ ,  $\overline{CE}$ , EPM,  $\overline{OE}$  pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP Mode include the following:

- Using a clamping diode to V<sub>CC</sub>.
- Adding a capacitor to the affected pin.

**Note:** Programming the EPROM/Test Mode Disable option will prevent accidental entry into EPROM Mode or Test Mode.

## PIN FUNCTIONS (Continued)

**XTAL1, XTAL2** Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallel-resonant crystal, LC, or an external single-phase clock (8 MHz or 12 MHz max) to the on-chip clock oscillator and buffer.

**Port 0, P02—P00.** Port 0 is a 3-bit bidirectional, Schmitt-triggered CMOS-compatible I/O port. These three I/O lines can be globally configured under software control to be inputs or outputs (Figure 7).

**Auto Latch.** The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. On Power-up and Reset, the Auto Latch will set the ports to an undetermined state of 0 or 1. Default condition is Auto Latches enabled.




Figure 7. Port 0 Configuration

Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under software

control to be inputs or outputs, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 8).





Figure 8. Port 2 Configuration

**Table 3. Control Registers** 

				R	eset C	onditio	n			***************************************
Addr.	Reg.	D7	D6	D5	D4	D3	D2	D1	D0	Comments
FF	SPL	0	0	0	0	0	0	0	0	-
FD	RP	0	0	0	0	0	0	0	0	
FC	FLAGS	U	Ū	U	U	Ü	U	U	U	
FB	IMR	0	U	U	U	U	U	U	U	
FA	IRQ	U	U	0	0	0	0	0	0	IRQ3 is used for positive edge detection
F9	IPR	U	Ų	U	U	U	U	U	U	
F8*	P01M	U	U	U	0	U	U	0	1	
F7*	P3M	U	U	U	Ū	U	Ü	0	0	
F6*	P2M	1	1	1	1	1	1	1	1	Inputs after reset
F5	PRE0	U	U	Ū	U	U	U	Ū	0	
F4	TO	U	U	U	U	U	U	U	U	
F3	PRE1	U	Ū	U	Ū	U	Ü	0	0	
F2	T1	U	U	U	Ū	U	Ü	U	U	
F1	TMR	0	0	0	0	0	0	0	0	

**Note:** \*Registers are not reset after a STOP-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to be reconfigured as shown in Table 4 and the user must avoid bus contention on the port pins or it may affect device reliability.



<sup>\*</sup> Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

Interrupts. The Z8 has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 15). The sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z8 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an Interrupt Request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Note: User must select any Z86E08 mode in Zilog's C12 ICEBOX<sup>™</sup> emulator. The rising edge interrupt is not supported on the CCP emulator (a hardware/software workaround must be employed).

Table 4. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	AN2(P32)	0,1	External (F)Edge
IRQ1	REF(P33)	2,3	External (F)Edge
IRQ2	AN1(P31)	4,5	External (F)Edge
IRQ3	AN2(P32)	6,7	External (R)Edge
IRQ4	TO	8,9	Internal
IRQ5	T1	10,11	Internal

#### Notes:

F = Falling edge triggered

R = Rising edge triggered





Figure 15. Interrupt Block Dlagram

Clock. The Z8 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directly to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to  $V_{\rm SS}$ , Pin 14 to reduce Ground noise injection.



<sup>\*</sup> Typical value including pin parasitics

Figure 16. Oscillator Configuration

Table 5. Typical Frequency vs. RC Values V<sub>CC</sub> = 5.0V @ 25°C

			Loa	d Capacitor				
	33	pFd	56	56 pFd		100 pFd		1μFd
Resistor (R)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	33K	31K	20K	20K	12K	11K	1.4K	1.4K
560K	56K	52K	34K	32K	20K	19K	2.5K	2.4K
220K	144K	130K	84K	78K	48K	45K	6K	6K
100K	315K	270K	182K	164K	100K	95K	12K	12K
56K	552K	480K	330K	300K	185K	170K	23K	22K
20K	1.4M	1M	884K	740K	500K	450K	65K	61K
10K	2.6M	2M	1.6M	1.3M	980K	820K	130K	123K
5K	4.4M	3M	2.8M	2M	1.7K	1.3M	245K	225K
2K	8M	5M	6M	4M	3.8K	2.7M	600K	536K
1K	12M	7M	8.8M	6 <b>M</b>	6.3K	4.2M	1.0M	950K

Notes:

A = STD Mode Frequency. B = Low EMI Mode Frequency.

Table 6. Typical Frequency vs. RC Values V<sub>cc</sub> = 3.3V @ 25°C

				Load Capac	itor			
Resistor (R)	33	pFd	56 pFd		100	pFd	0.00 1μFd	
	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	18K	18K	12K	12K	7.4K	7.7K	1K	1K
560K	30K	30K	20K	20K	12K	12K	1.6K	1.6K
220K	70K	70K	47K	47K	30K	30K	4K	4K
100K	150K	148K	97K	96K	60K	60K	8K	8K
56K	268K	250K	176K	170K	100K	100K	15K	15K
20K	690M	600K	463K	416K	286K	266K	40K	40K
10K	1.2M	1M	860K	730K	540K	480K	80K	76K
5K	2M	1.7M	1.5M	1.2M	950K	820K	151K	138K
2K	4.6M	3M	3.3M	2.4M	2.2M	1.6M	360K	316K
1K	7M	4.6M	5M	3.6M	3.6K	2.6M	660K	565K

Notes:

A = STD Mode Frequency.

B = Low EMI Mode Frequency.

HALT Mode. This instruction turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

**Note:** On the C12 ICEBOX, the IRQ3 does not wake the device out of HALT Mode.

STOP Mode. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10  $\mu\text{A}$ . The STOP Mode is released by a RESET through a Stop-Mode Recovery (pin P27). A Low input condition on P27 releases the STOP Mode. Program execution begins at location 000C(Hex). However, when P27 is used to release the STOP Mode, the I/O port Mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

LD

P2M, #1XXX XXXXB

NOP STOP

X = Dependent on user's application.

**Note:** A low level detected on P27 pin will take the device out of STOP Mode even if configured as an output.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, such as:

FF 6F NOP STOP ; clear the pipeline ; enter STOP Mode

~

FF 7**F**  NOP HALT ; clear the pipeline

; enter HALT Mode

**Watch-Dog Timer** (WDT). The Watch-Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT is refreshed when it is enabled within every 1 Twdt period; otherwise, the controller resets itself, The WDT instruction affects the flags accordingly; Z=1, S=0, V=0.

WDT = 5F (Hex)

**Opcode WDT** (5FH). The first time Opcode 5FH is executed, the WDT is enabled and subsequent execution clears the WDT counter. This must be done at least every  $T_{WDT}$ ; otherwise, the WDT times out and generates a reset. The generated reset is the same as a power-on reset of  $T_{POR}$ , plus 18 XTAL clock cycles. The software enabled WDT does not run in STOP Mode.

**Opcode WDH** (4FH). When this instruction is executed it enables the WDT during HALT. If not, the WDT stops when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT running during HALT Mode. A WDH instruction executed without executing WDT (5FH) has no effect.

Permanent WDT. Selecting the hardware enabled Permanent WDT option, will automatically enable the WDT upon exiting reset. The permanent WDT will always run in HALT Mode and STOP Mode, and it cannot be disabled.

**Auto Reset Voltage** ( $V_{LV}$ ). The Z8 has an auto-reset builtin. The auto-reset circuit resets the Z8 when it detects the  $V_{CC}$  below  $V_{LV}$ .

Figure 17 shows the Auto Reset Voltage versus temperature. If the  $V_{CC}$  drops below the VCC operating voltage range, the Z8 will function down to the  $V_{LV}$  unless the internal clock frequency is higher than the specified maximum  $V_{LV}$  frequency.

## **Low EMI Emission**

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to  $V_{DD}$  and GND ( $V_{SS}$ ), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as  $\overline{CE}$ , P31 functions as  $\overline{OE}$ , P32 functions as EPM, P33 functions as  $V_{PP}$ , and P02 functions as  $\overline{PGM}$ .

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and  $\overline{\text{CE}}$  pins be clamped to  $V_{\text{CC}}$  through a diode to  $V_{\text{CC}}$  to prevent accidentally entering the OTP Mode. The  $V_{\text{PP}}$  requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

**WDT Enable.** The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

**EPROM/Test Mode Disable.** The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

**User Modes.** Table 7 shows the programming voltage of each mode.

**Table 7. OTP Programming Table** 

$V_{pp}$	EPM	CE	ŌĒ	PGM	ADDR	DATA	V <sub>cc</sub> *
NU	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	5.0V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	ADDR	In	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>1H</sub>	ADDR	Out	6.4V
V <sub>H</sub>	V <sub>H</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IH</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
V <sub>H</sub>	V <sub>IL</sub>	V <sub>H</sub>	VIH	V <sub>IL</sub>	NU	NU	6.4V
VH	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	NU	NU	6.4V
	NU	NU         V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>I</sub>	NU     V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub>	NU         V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub>	NU       V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> V <sub>I</sub> V <sub>IL</sub> V <sub>IL</sub>	NU         V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> ADDR           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR           V <sub>H</sub> V <sub>H</sub> V <sub>H</sub> V <sub>IL</sub> NU           V <sub>H</sub> V <sub>IH</sub> V <sub>H</sub> V <sub>IL</sub> NU           V <sub>H</sub> V <sub>I</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> NU           V <sub>H</sub> V <sub>IL</sub> V <sub>H</sub> V <sub>IL</sub> NU	NU         V <sub>H</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> ADDR         Out           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> ADDR         In           V <sub>H</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> ADDR         Out           V <sub>H</sub> V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> NU         NU         NU           V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU         NU         NU           V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU         NU         NU           V <sub>H</sub> V <sub>I</sub> V <sub>I</sub> V <sub>I</sub> NU         NU         NU

#### Notes:

- 1.  $V_H = 12.75V \pm 0.25 V_{DC}$ .
- 2. V<sub>IH</sub> = As per specific Z8 DC specification.
- 3. V<sub>IL</sub>= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to  $V_H$  or  $V_{IH}$  level.
- 5. NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.
- 6. Ipp during programming = 40 mA maximum.
- I<sub>CC</sub> during programming, verify, or read = 40 mA maximum.
- 8. \* V<sub>CC</sub> has a tolerance of ±0.25V.

Internal Address Counter. The address of Z8 is generated internally with a counter clocked through pin P01 (Clock). Each clock signal increases the address by one and the "high" level of pin P00 (Clear) will reset the address to zero. Figure 18 shows the setup time of the serial address input.

**Programming Waveform.** Figures 19, 20, 21 and 22 show the programming waveforms of each mode. Table 8 shows the timing of programming waveforms.

**Programming Algorithm.** Figure 23 shows the flow chart of the Z8 programming algorithm.

**Table 8. Timing of Programming Waveforms** 

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V <sub>PP</sub> Setup	2		μs
4	V <sub>cc</sub> Setup Time	2		μs
5	Chip Enable Setup Time	2	··	μS
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2	,	μS
8	OE Setup Time	2		μЅ
9	Data Access Time	188		ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width	2.85		ms
12	EPM Setup Time	2		μS
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	Option Program Pulse Width	78		ms
16	OE Width	250	, ··· <u>L. L.</u>	ns
17	Address Valid to OE Low	125	-··-	ns




Figure 18. Z86E04/E08 Address Counter Waveform




Figure 19. Z86E04/E08 Programming Waveform (EPROM Read)




Figure 21. Z86E04/E08 Programming Options Waveform (EPROM Protect and Low Noise Program)