



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0812seg1903




Figure 1. Functional Block Diagram

GENERAL DESCRIPTION (Continued)




Figure 2. EPROM Programming Mode Block Diagram

PIN DESCRIPTION




Figure 3. 18-Pin EPROM Mode Configuration




Figure 4. 18-Pin DIP/SOIC Mode Configuration

Table 1. 18-Pin DIP Pin Identification

EPROM	Programmi	ng Mode	
Pin#	Symbol	Function	Direction
1–4	D4-D7	Data 4, 5, 6, 7	In/Output
5	V _{cc}	Power Supply	
6	NC	No Connection	
7	CE	Chip Enable	Input
8	ŌĒ	Output Enable	Input
9	EPM	EPROM Prog Mode	Input
10	V _{PP}	Prog Voltage	Input
11	Clear	Clear Clock	Input
12	Clock	Address	Input
13	PGM	Prog Mode	Input
14	GND	Ground	·
15–18	D0-D3	Data 0,1, 2, 3	In/Output

Table 2. 18-Pin DIP/SOIC Pin Identification

Standa	rd Mode		
Pin#	Symbol	Function	Direction
1–4	P24-P27	Port 2, Pins 4,5,6,7	In/Output
5	V _{CC}	Power Supply	<u></u>
6	XTAL2	Crystal Osc. Clock	Output
7	XTAL1	Crystal Osc. Clock	Input
8	P31	Port 3, Pin 1, AN1	Input
9	P32	Port 3, Pin 2, AN2	Input
10	P33	Port 3, Pin 3, REF	Input
11–13	P00-P02	Port 0, Pins 0,1,2	In/Output
14	GND	Ground	
15–18	P20-P23	Port 2, Pins 0,1,2,3	In/Output

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability. Total power

dissipation should not exceed 462 mW for the package. Power dissipation is calculated as follows:

Total Power Dissipation = $V_{DD} \times [I_{DD} - (sum of I_{OH})]$ + sum of $[(V_{DD} - V_{OH}) \times I_{OH}]$ + sum of $(V_{0L} \times I_{0L})$

Parameter	Min	Max	Units	Note
Ambient Temperature under Bias	-40	+105	С	
Storage Temperature	-6 5	+150	С	
Voltage on any Pin with Respect to V _{ss}	-0.7	+12	V	1
Voltage on V _{DD} Pin with Respect to V _{SS}	-0.3	+7	V	
Voltage on Pins 7, 8, 9, 10 with Respect to V _{SS}	-0.6	V _{DD} +1	V	2
Total Power Dissipation		1.65	W	·
Maximum Allowable Current out of V _{SS}	-	300	mA	•
Maximum Allowable Current into V _{DD}	- \ W.L	220	mA	
Maximum Allowable Current into an Input Pin	-600	+600	μА	3
Maximum Allowable Current into an Open-Drain Pin	-600	+600	μA	4
Maximum Allowable Output Current Sinked by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA	
Total Maximum Output Current Sinked by a Port		60	mA	
Total Maximum Output Current Sourced by a Port		45	mA	

- 1. This applies to all pins except where otherwise noted. Maximum current into pin must be \pm 600 μ A.
- 2. There is no input protection diode from pin to V_{DD} (not applicable to EPROM Mode).
- 3. This excludes Pin 6 and Pin 7.
- 4. Device pin is not at an output Low state.

DC ELECTRICAL CHARACTERISTICS

Standard Temperature

			$T_A = 0^{\circ}C$	to +70°C	Typical			
Sym	Parameter	V _{cc} [4]	Min	Max	@ 25°C	Units	Conditions	Notes
VINMAX	Max Input Voltage	4.5V	<u> </u>	12		V	I _{In} <250 μA	1
		5.5V		12		٧	I _{In} <250 μΑ	1
V _{CH}	Clock Input High Voltage	4.5V	0.8 V _{CC}	V _{CC} +0.3	2.8	٧	Driven by External Clock Generator	
		5.5V	0.8 V _{CC}	V _{CC} +0.3	2.8	V	Driven by External Clock Generator	- "
V _{CL}	Clock Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	1.7	V	Driven by External Clock Generator	
		5.5V	V _{SS} -0.3	0.2 V _{CC}	1.7	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.8	V		
		5.5V	$0.7 V_{CC}$	V _{CC} +0.3	2.8	V		
V _{IL}	Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V		
		5.5V	V _{SS} -0.3	$0.2\mathrm{V_{CC}}$	1.5	٧		
V _{OH}	Output High Voltage	4.5V	V _{CC} -0.4		4.8	٧	$I_{OH} = -2.0 \text{ mA}$	5
		5.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	5
	•	4.5V	V _{CC} -0.4		4.8	٧	Low Noise @ I _{OH} = -0.5 mA	*** **
	•	5.5V	V _{CC} -0.4		4.8	٧	Low Noise @ I _{OH} = -0.5 mA	
V _{OL1}	Output Low Voltage	4.5V		0.8	0.1	٧	$I_{OL} = +4.0 \text{ mA}$	5
	•	5.5V		0.4	0.1	V	I _{OL} = +4.0 mA	5
	•	4.5V		0.4	0.1	V	Low Noise @ I _{OL} = 1.0 mA	
	•	5.5V	<u>.</u>	0.4	0.1	V	Low Noise @ I _{OL} = 1.0 mA	
V _{OL2}	Output Low Voltage	4.5V		0.8	0.8	٧	I _{OL} = +12 mA,	5
	•	5.5V		0.8	0.8	٧	l _{OL} = +12 mA,	5
VOFFSET	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
V_{LV}	V _{CC} Low Voltage Auto Reset		2.2	3.0	2.8	V	@ 6 MHz Max. Int. CLK Freq.	<u>-</u>
I _{IL}	Input Leakage	4.5V	-1.0	1.0		μА	V _{IN} = 0V, V _{CC}	
	(Input Bias Current of Comparator)	5.5V	-1.0	1.0	·	μА	V _{IN} = 0V, V _{CC}	*****
I _{OL}	Output Leakage	4.5V	-1.0	1.0		μA	V _{IN} = 0V, V _{CC}	
	-	5.5V	-1.0	1.0		μА	V _{IN} = 0V, V _{CC}	
V _{ICR}	Comparator Input Common Mode Voltage Range		0	V _{CC} -1.0		V		

DC ELECTRICAL CHARACTERISTICS (Continued)

		-	T _A = 0°0	C to +70°C	Typical			
Sym	Parameter	V _{cc} [4]	Min	Max	@ 25°C	Units	Conditions	Notes
I _{CC1}	Standby Current	4.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V,	7
	(Low Noise Mode)						V _{CC} @ 1 MHz	
		5.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 1 MHz	
		4.5V		4.5	2.8	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 2 MHz	
		5.5V	*****	4.5	2.8	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 2 MHz	
		4.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 4 MHz	
		5.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V,	7
							V _{CC} @ 4 MHz	
I_{CC2}	Standby Current	4.5V		10.0	1.0	μΑ	STOP Mode V _{IN} = 0V, V _{CC}	7,8
					· •		WDT is not Running	
		5.5V		10.0	1.0	μА	STOP Mode V _{IN} = 0V,V _{CC}	7,8
							WDT is not Running	
I _{ALL}	Auto Latch Low	4.5V		32.0	16	μА	0V < V _{IN} < V _{CC}	
	Current	5.5V		32.0	16	μА	0V < V _{IN} < V _{CC}	-
I _{ALH}	Auto Latch High	4.5V	make	-16.0	-8.0	μА	OV < V _{IN} < V _{CC}	-
	Current	5.5V		-16.0	-8.0	μА	0V < V _{IN} < V _{CC}	

- 1. Port 2 and Port 0 only
- 2. $V_{SS} = 0V = GND$
- 3. The device operates down to V_{LV} of the specified frequency for V_{LV} . The minimum operational V_{CC} is determined on the value of the voltage V_{LV} at the ambient temperature. The V_{LV} increases as the temperature decreases.
- 4. V_{CC} = 4.5 to 5.5V, typical values measured at V_{CC} = 5.0V. The V_{CC} voltage specification of 5.5 V guarantees 5.0 V \pm 0.5V with typical values measured at V_{CC} = 5.0V.
- 5. Standard Mode (not Low EMI Mode)
- 6. Z86E08 only
- 7. All outputs unloaded and all inputs are at $\rm V_{\rm CC}$ or $\rm V_{\rm SS}$ level.
- 8. If analog comparator is selected, then the comparator inputs must be at $V_{\rm CC}$ level.

AC ELECTRICAL CHARACTERISTICS

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2) Standard Temperature

15				T _A = 0 °C to +70 °C						
				8 MHz		12 MHz				
No	Symbol	Parameter	V _{cc}	Min	Max	Min	Max	Units	Notes	
1	TpC	Input Clock Period	4.5V	125	DC	83	DC	ns	1	
			5.5V	125	DC	83	DC	ns	1	
2	TrC,TfC	Clock Input Rise	4.5V	-8.	25		15	ns	1	
		and Fall Times	5.5V		25		15	ns	1	
3	TwC	Input Clock Width	4.5V	62		41		ns	1	
			5.5V	62		41	•	ns	1	
4	TwTinL	Timer Input Low Width	4.5V	100		100		ns	1	
			5.5V	70	1	70		ns	1	
5	TwTinH	Timer Input High Width	4.5V	5TpC		5TpC	··		1	
			5.5V	5TpC		5TpC			1	
6	TpTin	Timer Input Period	4.5V		8TpC	8TpC		***	1	
			5.5V		8TpC	8TpC			1	
7	TrTin,	Timer Input Rise	4.5V		100		100	ns	1	
	TtTin	and Fall Time	5.5V		100		100	ns	1	
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2	
		Low Time	5.5V	70		70		ns	1,2	
9	TwiH	Int. Request Input	4.5V		5TpC	5TpC			1,2	
		High Time	5.5V		5TpC	5TpC		-	1,2	
10	Twdt	Watch-Dog Timer	4.5V	12	<u> </u>	12		ms	1	
		Delay Time for Timeout	5.5V	12	·	12	· ·	ms	1	
11	Tpor	Power-On Reset Time	4.5V	20	80	20	80	ms	1	
			5.5V	20	80	20	80	ms	1	

^{1.} Timing Reference uses 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

^{2.} Interrupt request through Port 3 (P33-P31).

AC ELECTRICAL CHARACTERISTICS (Continued)

Low Noise Mode, Extended Temperature

		T _A = -40 °C to +105 °C 1 MHz 4 MHz Parameter V _{CC} Min Max Min Max Units Input Clock Period 4.5V 1000 DC 250 DC ns 5.5V 1000 DC 250 DC ns							
No	Symbol	Parameter	V _{cc}	Min	Max	Min	Max	Units	Notes
1	TPC	Input Clock Period	4.5V	1000	DC	250	DC	ns	1
			5.5V	1000	DC	250	DC	ns	1
2	TrC	Clock Input Rise	4.5V		25		25	ns	1
	TfC	and Fall Times	5.5V		25	-	25	ns	1
3	TwC	Input Clock Width	4.5V	500		125		ns	1
			5.5V	500		125		ns	1
4.	TwTinL	Timer Input Low Width	4.5V	70		70		ns	1
			5.5V	70		70		ns	1
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC	 -		1
			5.5V	2.5TpC	•	2.5TpC			1
6	TpTin	Timer Input Period	4.5V		4TpC	4TpC			1
			5.5V		4TpC	4TpC			1
7	TrTin,	Timer Input Rise	4.5V		100	•	100	ns	1
	TtTin	and Fall Time	5.5V		100		100	ns	1
8	TwlL	Int. Request Input	4.5V	70		70		ns	1,2
		Low Time	5.5V	70		70		ns	1,2
9	TWIH	Int. Request Input	4.5V	2.5TpC		2.5TpC			1,2
		High Time	5.5V	2.5TpC		2.5TpC			1,2
10	Twdt	Watch-Dog Timer	4.5V	10		10		ms	1
		Delay Time for Timeout	5.5V	10		10		ms	1

^{1.} Timing Reference uses 0.7 $\rm V_{CC}$ for a logic 1 and 0.2 $\rm V_{CC}$ for a logic 0.

^{2.} Interrupt request through Port 3 (P33-P31).

Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under software

control to be inputs or outputs, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 8).




Figure 8. Port 2 Configuration

Interrupts. The Z8 has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 15). The sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z8 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an Interrupt Request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Note: User must select any Z86E08 mode in Zilog's C12 ICEBOX[™] emulator. The rising edge interrupt is not supported on the CCP emulator (a hardware/software workaround must be employed).

Table 4. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	AN2(P32)	0,1	External (F)Edge
IRQ1	REF(P33)	2,3	External (F)Edge
IRQ2	AN1(P31)	4,5	External (F)Edge
IRQ3	AN2(P32)	6,7	External (R)Edge
IRQ4	TO	8,9	Internal
IRQ5	T1	10,11	Internal

Notes:

F = Falling edge triggered

R = Rising edge triggered




Figure 15. Interrupt Block Dlagram

Clock. The Z8 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directly to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to V_{SS} , Pin 14 to reduce Ground noise injection.




Figure 16. Oscillator Configuration

Table 5. Typical Frequency vs. RC Values V_{CC} = 5.0V @ 25°C

			Loa	d Capacitor				
	33	pFd	56	56 pFd		pFd	0.00 1μFd	
Resistor (R)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	33K	31K	20K	20K	12K	11K	1.4K	1.4K
560K	56K	52K	34K	32K	20K	19K	2.5K	2.4K
220K	144K	130K	84K	78K	48K	45K	6K	6K
100K	315K	270K	182K	164K	100K	95K	12K	12K
56K	552K	480K	330K	300K	185K	170K	23K	22K
20K	1.4M	1M	884K	740K	500K	450K	65K	61K
10K	2.6M	2M	1.6M	1.3M	980K	820K	130K	123K
5K	4.4M	3M	2.8M	2M	1.7K	1.3M	245K	225K
2K	8M	5M	6M	4M	3.8K	2.7M	600K	536K
1K	12M	7M	8.8M	6 M	6.3K	4.2M	1.0M	950K

Notes:

A = STD Mode Frequency. B = Low EMI Mode Frequency.

Table 6. Typical Frequency vs. RC Values V_{cc} = 3.3V @ 25°C

				Load Capac	itor			
Resistor (R)	33	pFd	56 pFd		100	pFd	0.00 1μFd	
	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)	A(Hz)	B(Hz)
1.0M	18K	18K	12K	12K	7.4K	7.7K	1K	1K
560K	30K	30K	20K	20K	12K	12K	1.6K	1.6K
220K	70K	70K	47K	47K	30K	30K	4K	4K
100K	150K	148K	97K	96K	60K	60K	8K	8K
56K	268K	250K	176K	170K	100K	100K	15K	15K
20K	690M	600K	463K	416K	286K	266K	40K	40K
10K	1.2M	1M	860K	730K	540K	480K	80K	76K
5K	2M	1.7M	1.5M	1.2M	950K	820K	151K	138K
2K	4.6M	3M	3.3M	2.4M	2.2M	1.6M	360K	316K
1K	7M	4.6M	5M	3.6M	3.6K	2.6M	660K	565K

Notes:

A = STD Mode Frequency.

B = Low EMI Mode Frequency.

Low EMI Emission

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz-250 ns cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to V_{DD} and GND (V_{SS}), the Z8 changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as \overline{CE} , P31 functions as \overline{OE} , P32 functions as EPM, P33 functions as V_{PP} , and P02 functions as \overline{PGM} .

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and $\overline{\text{CE}}$ pins be clamped to V_{CC} through a diode to V_{CC} to prevent accidentally entering the OTP Mode. The V_{PP} requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

WDT Enable. The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

EPROM/Test Mode Disable. The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

User Modes. Table 7 shows the programming voltage of each mode.

Table 7. OTP Programming Table

V_{pp}	EPM	CE	ŌĒ	PGM	ADDR	DATA	V _{cc} *
NU	V _H	V _{IL}	V _{IL}	V _{IH}	ADDR	Out	5.0V
V _H	V _{IH}	V _{IL}	V _{IH}	V _{IL}	ADDR	In	6.4V
V _H	V _{IH}	V _{IL}	V _{IL}	V _{1H}	ADDR	Out	6.4V
V _H	V _H	V _H	V _{IH}	V _{IL}	NU	NU	6.4V
V _H	V _{IH}	V _H	V _{IH}	V _{IL}	NU	NU	6.4V
V _H	V _{IH}	V _H	V _{IL}	V _{IL}	NU	NU	6.4V
V _H	V _{IL}	V _H	VIH	V _{IL}	NU	NU	6.4V
V _H	V _{IL}	V _H	V _{IL}	V _{IL}	NU	NU	6.4V
	NU	NU V _H V _H V _{IH} V _H V _{IH} V _H V _H V _H V _{IH} V _H V _{IH} V _H V _{IH} V _H V _{IL}	NU V _H V _{IL} V _H V _{IH} V _{IL} V _H V _{IH} V _{IL} V _H V _{IH} V _H V _H V _{IH} V _H V _H V _{IL} V _H V _H V _{IL} V _H	NU V _H V _{IL} V _{IL} V _H V _{IH} V _{IL} V _{IH} V _H V _{IH} V _{IL} V _{IL} V _H V _I V _I V _I	NU V _H V _{IL} V _{IL} V _{IH} V _H V _{IH} V _{IL} V _{IH} V _{IL} V _H V _{IH} V _{IL} V _{IL} V _{IH} V _H V _{IH} V _H V _{IH} V _{IL} V _H V _{IH} V _H V _{IL} V _{IL} V _H V _{IL} V _I V _{IL} V _{IL}	NU V _H V _{IL} V _{IL} V _{IH} ADDR V _H V _{IH} V _{IL} V _{IH} V _{IL} ADDR V _H V _{IH} V _{IL} V _{IL} V _{IH} ADDR V _H V _H V _H V _{IL} NU V _H V _{IH} V _H V _{IL} NU V _H V _{IH} V _H V _{IL} NU V _H V _{IL} V _H V _{IL} NU	NU V _H V _{IL} V _{IL} V _{IH} ADDR Out V _H V _{IH} V _{IL} V _{IL} ADDR In V _H V _{IH} V _{IL} V _{IH} ADDR Out V _H V _H V _I V _I NU NU V _H V _{IH} V _I V _{IL} NU NU V _H V _I V _I V _I NU NU V _H V _{IL} V _I NU NU

- 1. $V_H = 12.75V \pm 0.25 V_{DC}$.
- 2. V_{IH} = As per specific Z8 DC specification.
- 3. V_{IL}= As per specific Z8 DC specification.
- 4. X = Not used, but must be set to V_H or V_{IH} level.
- 5. NU = Not used, but must be set to either V_{IH} or V_{IL} level.
- 6. Ipp during programming = 40 mA maximum.
- I_{CC} during programming, verify, or read = 40 mA maximum.
- 8. * V_{CC} has a tolerance of ±0.25V.




Figure 18. Z86E04/E08 Address Counter Waveform




Figure 20. Z86E04/E08 Programming Waveform (Program and Verify)




Figure 21. Z86E04/E08 Programming Options Waveform (EPROM Protect and Low Noise Program)




Figure 22. Z86E04/E08 Programming Options Waveform (Auto Latch Disable, Permanent WDT Enable and EPROM/Test Mode Disable)




Figure 23. Z86E04/E08 Programming Algorithm

Z8 CONTROL REGISTERS (Continued)




Figure 31. Port 0 and 1 Mode Register (F8_H: Write Only)




Figure 32. Interrupt Priority Register (F9_H: Write Only)




Figure 33. Interrupt Request Register (FA_H: Read/Write)




Figure 34. Interrupt Mask Register (FB_H: Read/Write)




Figure 35. Flag Register (FC_H: Read/Write)




Figure 36. Register Pointer (FD_H: Read/Write)




Figure 37. Stack Pointer (FF_H: Read/Write)

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be

found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com