

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	36MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	26
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFQFN Exposed Pad
Supplier Device Package	36-VFQFPN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f101t8u6tr

# **Contents**

1	Intro	duction		9
2	Desc	cription		. 10
	2.1	Device	overview	11
	2.2	Full cor	npatibility throughout the family	. 14
	2.3		ew	
		2.3.1	ARM® Cortex® -M3 core with embedded Flash and SRAM	
		2.3.2	Embedded Flash memory	
		2.3.3	CRC (cyclic redundancy check) calculation unit	
		2.3.4	Embedded SRAM	
		2.3.5	Nested vectored interrupt controller (NVIC)	
		2.3.6	External interrupt/event controller (EXTI)	
		2.3.7	Clocks and startup	
		2.3.8	Boot modes	
		2.3.9	Power supply schemes	16
		2.3.10	Power supply supervisor	16
		2.3.11	Voltage regulator	17
		2.3.12	Low-power modes	
		2.3.13	DMA	18
		2.3.14	RTC (real-time clock) and backup registers	18
		2.3.15	Independent watchdog	18
		2.3.16	Window watchdog	18
		2.3.17	SysTick timer	19
		2.3.18	General-purpose timers (TIMx)	19
		2.3.19	l <sup>2</sup> C bus	19
		2.3.20	Universal synchronous/asynchronous receiver transmitter (USART)	19
		2.3.21	Serial peripheral interface (SPI)	19
		2.3.22	GPIOs (general-purpose inputs/outputs)	19
		2.3.23	ADC (analog to digital converter)	20
		2.3.24	Temperature sensor	20
		2.3.25	Serial wire JTAG debug port (SWJ-DP)	20
3	Pino	outs and	pin description	. 21



### **List of Tables**

Table 44. Table 45.	ADC accuracy
Table 46.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data
Table 47.	VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quad flat package mechanical data
Table 48.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data
Table 49.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data83
Table 50.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data
Table 51.	Package thermal characteristics
Table 52.	Ordering information scheme
Table 53.	Document revision history



### 2.3.17 SysTick timer

This timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

# 2.3.18 General-purpose timers (TIMx)

There are three synchronizable general-purpose timers embedded in the STM32F101xx medium-density access line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture, output compare, PWM or one pulse mode output. This gives up to 12 input captures / output compares / PWMs on the largest packages.

The general-purpose timers can work together via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

# 2.3.19 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

### 2.3.20 Universal synchronous/asynchronous receiver transmitter (USART)

The available USART interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability.

The USART interfaces can be served by the DMA controller.

### 2.3.21 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

## 2.3.22 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the



Table 4. Medium-density STM32F101xx pin definitions (continued)

	Pin	ıs						Alternate function	ons <sup>(3)(4)</sup>
LQFP48/ UFQFPN48	LQFP64	LQFP100	VFQFPN36	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
23	31	49	18	V <sub>SS_1</sub>	S	-	V <sub>SS_1</sub>	-	-
24	32	50	19	V <sub>DD_1</sub>	S	-	V <sub>DD_1</sub>	-	-
25	33	51	1	PB12	I/O	FT	PB12	SPI2_NSS / I2C2_SMBA / USART3_CK <sup>(8)</sup>	-
26	34	52	1	PB13	I/O	FT	PB13	SPI2_SCK/ USART3_CTS <sup>(8)</sup>	-
27	35	53	-	PB14	I/O	FT	PB14	SPI2_MISO/ USART3_RTS <sup>(8)</sup>	-
28	36	54	-	PB15	I/O	FT	PB15	SPI2_MOSI	-
-	1	55	1	PD8	I/O	FT	PD8	-	USART3_TX
-	-	56	-	PD9	I/O	FT	PD9	-	USART3_RX
-	1	57	1	PD10	I/O	FT	PD10	-	USART3_CK
-	-	58	-	PD11	I/O	FT	PD11	-	USART3_CTS
1	1	59	1	PD12	I/O	FT	PD12	-	TIM4_CH1 / USART3_RTS
-	-	60	-	PD13	I/O	FT	PD13	-	TIM4_CH2
-	-	61	-	PD14	I/O	FT	PD14	-	TIM4_CH3
-	-	62	1	PD15	I/O	FT	PD15	-	TIM4_CH4
-	37	63	-	PC6	I/O	FT	PC6	-	TIM3_CH1
-	38	64	-	PC7	I/O	FT	PC7	-	TIM3_CH2
-	39	65	1	PC8	I/O	FT	PC8	-	TIM3_CH3
-	40	66	-	PC9	I/O	FT	PC9	-	TIM3_CH4
29	41	67	20	PA8	I/O	FT	PA8	USART1_CK/MCO	-
30	42	68	21	PA9	I/O	FT	PA9	USART1_TX <sup>(8)</sup>	-
31	43	69	22	PA10	I/O	FT	PA10	USART1_RX <sup>(8)</sup>	-
32	44	70	23	PA11	I/O	FT	PA11	USART1_CTS	-
33	45	71	24	PA12	I/O	FT	PA12	USART1_RTS	-
34	46	72	25	PA13 I/O FT JTMS- SWDIO -		PA13			
-	-	73	-			No	ot connected		-

## 5 Electrical characteristics

#### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 $\sigma$ ).

#### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 2 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

### 5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 9*.

#### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.

5//

**Symbol** Ratings Max. Unit Total current into V<sub>DD</sub>/V<sub>DDA</sub> power lines (source)<sup>(1)</sup> 150  $I_{VDD}$ Total current out of V<sub>SS</sub> ground lines (sink)<sup>(1)</sup> 150  $I_{VSS}$ Output current sunk by any I/O and control pin  $I_{10}$ Output current source by any I/Os and control pin mΑ -25Injected current on five volt tolerant pins(3) -5/+0  $I_{\mathsf{INJ}(\mathsf{PIN})}^{}(2)}$ Injected current on any other pin<sup>(4)</sup> ± 5 Total injected current (sum of all I/O and control pins)(5) ± 25  $\Sigma I_{INJ(PIN)}$ 

**Table 6. Current characteristics** 

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- 2. Negative injection disturbs the analog performance of the device. See note in Section 5.3.17: 12-bit ADC characteristics
- Positive injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 5: Voltage characteristics* for the maximum allowed input voltage values.
- 4. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 5: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the
  positive and negative injected currents (instantaneous values).

**Table 7. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 5.3 Operating conditions

## 5.3.1 General operating conditions

Table 8. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	0	36		
f <sub>PCLK1</sub>	Internal APB1 clock frequency	0	36	MHz	
f <sub>PCLK2</sub>	Internal APB2 clock frequency	0	36		
$V_{DD}$	Standard operating voltage	-	2	3.6	
v (1)	Analog operating voltage (ADC not used)	Must be the same potential	2	3.6	V
V <sub>DDA</sub> <sup>(1)</sup>	Analog operating voltage (ADC used)	as V <sub>DD</sub> <sup>(2)</sup>	2.4	3.6	
$V_{BAT}$	Backup operating voltage	-	1.8	3.6	



Figure 15. Typical current consumption on  $V_{BAT}$  with RTC on versus temperature at different  $V_{BAT}$  values





Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at  $V_{DD}$  = 3.3 V and 3.6 V



Typical consumption at 25 °C<sup>(1)</sup> **Peripheral** Unit DMA1 16.53 AHB (up to 36 MHz) BusMatrix(2) 8.33 APB1-Bridge 10.28 TIM2 32.50 TIM3 31.39 TIM4 31.94 SPI2 4.17 **USART2** 12.22 APB1 (up to **USART3** 12.22 18 MHz) I2C1 10.00 12C2 10.00 **WWDG** 2.50 µA/MHz **PWR** 1.67 BKP 2.50 **IWDG** 11.67 3.75 APB2-Bridge

6.67

6.53

6.53

6.53

6.39

17.50

4.72

11.94

Table 18. Peripheral current consumption

#### 5.3.6 External clock source characteristics

**GPIO A** 

**GPIO B** 

GPIO C

**GPIO D** 

**GPIO E** 

ADC1<sup>(3)</sup>

**USART1** 

SPI1

APB2 (up to

36 MHz)

### High-speed external user clock generated from an external source

The characteristics given in *Table 19* result from tests performed using an high-speed external clock source, and under the ambient temperature and supply voltage conditions summarized in *Table 8*.



<sup>1.</sup>  $f_{HCLK} = 36$  MHz,  $f_{APB1} = f_{HCLK}/2$ ,  $f_{APB2} = f_{HCLK}$ , default prescaler value for each peripheral.

<sup>2.</sup> The BusMatrix is automatically active when at least one master is ON.

Specific conditions for ADC: f<sub>HCLK</sub> = 28 MHz, f<sub>APB1</sub> = f<sub>HCLK</sub>/2, f<sub>APB2</sub> = f<sub>HCLK</sub>, f<sub>ADCCLK</sub> = f<sub>APB2</sub>/2. When ADON bit in the ADC\_CR2 register is set to 1, the consumption added is equal to 0.65 mA. When the ADC is enabled, a current consumption is added equal to 0.05 mA.






Figure 19. High-speed external clock source AC timing diagram





#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 21*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

#### 5.3.15 TIM timer characteristics

The parameters given in *Table 37* are guaranteed by design.

Refer to Section 5.3.12: I/O current injection characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Time resolution time	f <sub>TIMxCLK</sub> = 36 MHz	27.8	-	ns
f	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 36 MHz	0	18	MHz
Res <sub>TIM</sub>	Timer resolution	-	-	16	bit
,	16-bit counter clock period	-	1	65536	t <sub>TIMxCLK</sub>
tcounter	when internal clock is selected	f <sub>TIMxCLK</sub> = 36 MHz	0.0278	1820	μs
t	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	I waxiinum possible count	f <sub>TIMxCLK</sub> = 36 MHz	-	119.2	s

Table 37. TIMx<sup>(1)</sup> characteristics

#### 5.3.16 Communications interfaces

#### I<sup>2</sup>C interface characteristics

The STM32F101xx medium-density access line  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD}$  is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 38*. Refer also to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

Table 38. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard r	node I <sup>2</sup> C <sup>(1)</sup>	Fast mode	Unit	
Symbol	Falametei	Min	Max	Min	Max	Oill
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	μs
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μδ
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	
t <sub>h(SDA)</sub>	SDA data hold time	0	-	0	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub>	SDA and SCL rise time	-	1000	20+0.1C <sub>b</sub>	300	ns
$t_{f(SDA)} \ t_{f(SCL)}$	SDA and SCL fall time	-	300	-	300	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF

<sup>1.</sup> Guaranteed by design, not tested in production.



<sup>2.</sup> f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 32. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $\rm 0.3V_{DD}$  and  $\rm 0.7V_{DD.}$ 






Figure 36. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )

1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

# 5.3.18 Temperature sensor characteristics

Table 45. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25°C	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(2)</sup>	Startup time	4	-	10	μs
T <sub>S_temp</sub> <sup>(3)(2)</sup>			-	17.1	μs

- 1. Guaranteed by characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. Shortest sampling time can be determined in the application by multiple iterations.

Table 47. VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quad flat package mechanical data

Symbol		millimeters		inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
А	0.800	0.900	1.000	0.0315	0.0354	0.0394	
A1	-	0.020	0.050	-	0.0008	0.0020	
A2	-	0.650	1.000	-	0.0256	0.0394	
A3	-	0.200	-	-	0.0079	-	
b	0.180	0.230	0.300	0.0071	0.0091	0.0118	
D	5.875	6.000	6.125	0.2313	0.2362	0.2411	
D2	1.750	3.700	4.250	0.0689	0.1457	0.1673	
Е	5.875	6.000	6.125	0.2313	0.2362	0.2411	
E2	1.750	3.700	4.250	0.0689	0.1457	0.1673	
е	0.450	0.500	0.550	0.0177	0.0197	0.0217	
L	0.350	0.550	0.750	0.0138	0.0217	0.0295	
K	0.250	-	-	0.0098	-	-	
ddd	-	-	0.080	-	-	0.0031	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

		mechani	cai data (co	ittiiueuj			
Symbol		millimeters		inches <sup>(1)</sup>			
	Min	Тур	Max	Min	Тур	Max	
D3	-	12.000	-	-	0.4724	-	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	-	12.000	-	-	0.4724	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
CCC	_	-	0.080	-	_	0.0031	

Table 48. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 44. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

# 6.6 LQFP48 package information

Figure 49. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

### **Device Marking for LQFP48**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 51. LQFP48 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the nearest ST sales office.



Table 53. Document revision history (continued)

Date	Revision	Changes
21-Apr-2009	11	I/O information clarified <i>on page 1. Figure 8: Memory map</i> modified.  In <i>Table 4: Medium-density STM32F101xx pin definitions</i> : PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default column to Remap column.  Note modified in <i>Table 12: Maximum current consumption in Run mode, code with data processing running from Flash</i> and <i>Table 14: Maximum current consumption in Sleep mode, code running from Flash or RAM. Figure 16, Figure 17</i> and <i>Figure 18</i> show typical curves. <i>Table 19: High-speed external user clock characteristics</i> and <i>Table 20: Low-speed external user clock characteristics</i> modified.  ACC <sub>HSI</sub> max values modified in <i>Table 23: HSI oscillator characteristics</i> . Small text changes.
22-Sep-2009	12	Note 5 updated and Note 4 added in Table 4: Medium-density STM32F101xx pin definitions.  V <sub>RERINT</sub> and T <sub>Coeff</sub> added to Table 11: Embedded internal reference voltage. Typical I <sub>DD_VBAT</sub> value added in Table 15: Typical and maximum current consumptions in Stop and Standby modes. Figure 15: Typical current consumption on VBAT with RTC on versus temperature at different VBAT values added.  f <sub>HSE_ext</sub> min modified in Table 19: High-speed external user clock characteristics.  C <sub>L1</sub> and C <sub>L2</sub> replaced by C in Table 21: HSE 4-16 MHz oscillator characteristics and Table 22: LSE oscillator characteristics (fLSE = 32.768 kHz), notes modified and moved below the tables.  Table 23: HSI oscillator characteristics modified. Conditions removed from Table 25: Low-power mode wakeup timings.  Figure 28: Recommended NRST pin protection modified.  Note 1 modified below Figure 21: Typical application with an 8 MHz crystal.  Figure 28: Recommended NRST pin protection modified.  IEC 1000 standard updated to IEC 61000 and SAE J1752/3 updated to IEC 61967-2 in Section 5.3.10: EMC characteristics on page 51.  Jitter added to Table 26: PLL characteristics. C <sub>ADC</sub> and R <sub>AIN</sub> parameters modified in Table 41: ADC characteristics. R <sub>AIN</sub> max values modified in Table 42: RAIN max for fADC = 14 MHz.  Small text changes.
20-May-2010	13	Added STM32F101TB devices.  Added VFQFPN48 package.  Updated note 2 below Table 38: I2C characteristics  Updated Figure 29: I2C bus AC waveforms and measurement circuit(1)  Updated Figure 28: Recommended NRST pin protection  Updated Section 5.3.12: I/O current injection characteristics



Table 53. Document revision history (continued)

Date	Revision	e 53. Document revision history (continued)  Changes
19-Apr-2011	14	Updated footnotes below Table 5: Voltage characteristics on page 32 and Table 6: Current characteristics on page 33  Updated tw min in Table 19: High-speed external user clock characteristics on page 45  Updated startup time in Table 22: LSE oscillator characteristics (fLSE = 32.768 kHz) on page 48  Added Section 5.3.12: I/O current injection characteristics  Updated Section 5.3.13: I/O port characteristics
15-May-2013	15	Replaced VQFN48 package with UQFN48 in cover page packages, Table 2: Device features and peripheral counts (STM32F101xx mediumdensity access line), Figure 7: STM32F101xx mediumdensity access line UVFQPFN48 pinout, Table 4: Mediumdensity STM32F101xx pin definitions, Figure 4: STM32F101xx mediumdensity access line LQFP64 pinout, added Figure 37: UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline, Table 47: UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data, Table 52: Ordering information scheme and updated Table 51: Package thermal characteristics  Updated 'All GPIOs are high current' in Section 2.3.22: GPIOs (general-purpose inputs/outputs)  Updated Table 4: Mediumdensity STM32F101xx pin definitions  Corrected Sigma letter in Section 5.1.1: Minimum and maximum values  Updated Table 6: Current characteristics  Added 'V <sub>IN</sub> ' in Table 8: General operating conditions  Removed the first sentence in Section 5.3.16: Communications interfaces  Updated first sentence in Output driving current  Added note 5. in Table 23: HSI oscillator characteristics  Updated 'V <sub>IL</sub> ' and 'V <sub>IH</sub> ' in Table 33: I/O static characteristics  Added notes to Figure 23: Standard I/O input characteristics - CMOS port, Figure 24: Standard I/O input characteristics - TTL port, Figure 25: 5 V tolerant I/O input characteristics - TTL port  Updated note 2. in Table 44: ADC accuracy  Updated Figure 29: I2C bus AC waveforms and measurement circuit(1)  Updated note 2. and 3.,removed note "the device must internally" in Table 38: I2C characteristics  Updated title of Table 39: SCL frequency (fPCLK1= 36 MHz, VDD_I2C = 3.3 V)
05-Aug-2013	16	Updated the reference for 'V <sub>ESD(CDM)</sub> ' in <i>Table 30: ESD absolute</i> maximum ratings  Corrected 'tf(IO)out' in Figure 27: I/O AC characteristics definition  Updated <i>Table 46: UFQFPN48 7 x 7 mm, 0.5 mm pitch, package</i> mechanical data
19-Jun-2015	17	Updated Section 6.1: Package mechanical data and Table 18: Peripheral current consumption.