

Welcome to [E-XFL.COM](https://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	36MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	26
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFQFN Exposed Pad
Supplier Device Package	36-VFQFPN (6x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f101tbu6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f101tbu6tr</a>

<b>4</b>	<b>Memory mapping . . . . .</b>	<b>29</b>
<b>5</b>	<b>Electrical characteristics . . . . .</b>	<b>30</b>
5.1	Parameter conditions . . . . .	30
5.1.1	Minimum and maximum values . . . . .	30
5.1.2	Typical values . . . . .	30
5.1.3	Typical curves . . . . .	30
5.1.4	Loading capacitor . . . . .	30
5.1.5	Pin input voltage . . . . .	30
5.1.6	Power supply scheme . . . . .	31
5.1.7	Current consumption measurement . . . . .	32
5.2	Absolute maximum ratings . . . . .	32
5.3	Operating conditions . . . . .	33
5.3.1	General operating conditions . . . . .	33
5.3.2	Operating conditions at power-up / power-down . . . . .	34
5.3.3	Embedded reset and power control block characteristics . . . . .	34
5.3.4	Embedded reference voltage . . . . .	36
5.3.5	Supply current characteristics . . . . .	36
5.3.6	External clock source characteristics . . . . .	44
5.3.7	Internal clock source characteristics . . . . .	49
5.3.8	PLL characteristics . . . . .	50
5.3.9	Memory characteristics . . . . .	51
5.3.10	EMC characteristics . . . . .	51
5.3.11	Absolute maximum ratings (electrical sensitivity) . . . . .	53
5.3.12	I/O current injection characteristics . . . . .	53
5.3.13	I/O port characteristics . . . . .	55
5.3.14	NRST pin characteristics . . . . .	60
5.3.15	TIM timer characteristics . . . . .	62
5.3.16	Communications interfaces . . . . .	62
5.3.17	12-bit ADC characteristics . . . . .	68
5.3.18	Temperature sensor characteristics . . . . .	72
<b>6</b>	<b>Package characteristics . . . . .</b>	<b>73</b>
6.1	Package mechanical data . . . . .	73
6.2	UFQFPN48 package information . . . . .	73
6.3	VFQFPN36 package information . . . . .	76


---

6.4	LQFP100 package information . . . . .	80
6.5	LQFP64 package information . . . . .	83
6.6	LQFP48 package information . . . . .	86
6.7	Thermal characteristics . . . . .	90
6.7.1	Reference document . . . . .	90
6.7.2	Evaluating the maximum junction temperature for an application . . . . .	91
7	<b>Ordering information scheme</b> . . . . .	92
8	<b>Revision history</b> . . . . .	94



## List of Tables

Table 1.	Device summary . . . . .	1
Table 2.	Device features and peripheral counts (STM32F101xx medium-density access line) . . . . .	11
Table 3.	STM32F101xx family . . . . .	14
Table 4.	Medium-density STM32F101xx pin definitions . . . . .	24
Table 5.	Voltage characteristics . . . . .	32
Table 6.	Current characteristics . . . . .	33
Table 7.	Thermal characteristics . . . . .	33
Table 8.	General operating conditions . . . . .	33
Table 9.	Operating conditions at power-up / power-down . . . . .	34
Table 10.	Embedded reset and power control block characteristics . . . . .	35
Table 11.	Embedded internal reference voltage . . . . .	36
Table 12.	Maximum current consumption in Run mode, code with data processing running from Flash . . . . .	37
Table 13.	Maximum current consumption in Run mode, code with data processing running from RAM . . . . .	37
Table 14.	Maximum current consumption in Sleep mode, code running from Flash or RAM . . . . .	39
Table 15.	Typical and maximum current consumptions in Stop and Standby modes . . . . .	39
Table 16.	Typical current consumption in Run mode, code with data processing running from Flash . . . . .	42
Table 17.	Typical current consumption in Sleep mode, code running from Flash or RAM . . . . .	43
Table 18.	Peripheral current consumption . . . . .	44
Table 19.	High-speed external user clock characteristics . . . . .	45
Table 20.	Low-speed external user clock characteristics . . . . .	45
Table 21.	HSE 4-16 MHz oscillator characteristics . . . . .	47
Table 22.	LSE oscillator characteristics ( $f_{LSE} = 32.768$ kHz) . . . . .	48
Table 23.	HSI oscillator characteristics . . . . .	49
Table 24.	LSI oscillator characteristics . . . . .	50
Table 25.	Low-power mode wakeup timings . . . . .	50
Table 26.	PLL characteristics . . . . .	50
Table 27.	Flash memory characteristics . . . . .	51
Table 28.	EMS characteristics . . . . .	52
Table 29.	EMI characteristics . . . . .	52
Table 30.	ESD absolute maximum ratings . . . . .	53
Table 31.	Electrical sensitivities . . . . .	53
Table 32.	I/O current injection susceptibility . . . . .	54
Table 33.	I/O static characteristics . . . . .	55
Table 34.	Output voltage characteristics . . . . .	58
Table 35.	I/O AC characteristics . . . . .	59
Table 36.	NRST pin characteristics . . . . .	60
Table 37.	TIMx characteristics . . . . .	62
Table 38.	$I^2C$ characteristics . . . . .	63
Table 39.	SCL frequency ( $f_{PCLK1} = 36$ MHz, $V_{DD\_I2C} = 3.3$ V) . . . . .	64
Table 40.	SPI characteristics . . . . .	65
Table 41.	ADC characteristics . . . . .	68
Table 42.	$R_{AIN}$ max for $f_{ADC} = 14$ MHz . . . . .	69
Table 43.	ADC accuracy - limited test conditions . . . . .	69

Figure 2. Clock tree




1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 36 MHz.
2. To have an ADC conversion time of 1  $\mu$ s, APB2 must be at 14 MHz or 28 MHz.

**Figure 6. STM32F101xx medium-density access line UFQPFN48 pinout****Figure 7. STM32F101xx medium-density access line VFQPFN36 pinout**


## 4 Memory mapping

The memory map is shown in [Figure 8](#).


**Figure 8. Memory map**



ai14379e



### 5.1.6 Power supply scheme



**Caution:** In [Figure 11](#), the 4.7  $\mu$ F capacitor must be connected to  $V_{DD3}$ .

**Table 6. Current characteristics**

Symbol	Ratings	Max.	Unit
$I_{VDD}$	Total current into $V_{DD}/V_{DDA}$ power lines (source) <sup>(1)</sup>	150	mA
$I_{VSS}$	Total current out of $V_{SS}$ ground lines (sink) <sup>(1)</sup>	150	
$I_{IO}$	Output current sunk by any I/O and control pin	25	
	Output current source by any I/Os and control pin	- 25	
$I_{INJ(PIN)}^{(2)}$	Injected current on five volt tolerant pins <sup>(3)</sup>	-5/+0	
	Injected current on any other pin <sup>(4)</sup>	$\pm 5$	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	$\pm 25$	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2. Negative injection disturbs the analog performance of the device. See note in [Section 5.3.17: 12-bit ADC characteristics](#).
3. Positive injection is not possible on these I/Os. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 5: Voltage characteristics](#) for the maximum allowed input voltage values.
4. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 5: Voltage characteristics](#) for the maximum allowed input voltage values.
5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 7. Thermal characteristics**

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C

## 5.3 Operating conditions

### 5.3.1 General operating conditions

**Table 8. General operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{HCLK}$	Internal AHB clock frequency	-	0	36	MHz
$f_{PCLK1}$	Internal APB1 clock frequency	-	0	36	
$f_{PCLK2}$	Internal APB2 clock frequency	-	0	36	
$V_{DD}$	Standard operating voltage	-	2	3.6	V
$V_{DDA}^{(1)}$	Analog operating voltage (ADC not used)	Must be the same potential as $V_{DD}^{(2)}$	2	3.6	
	Analog operating voltage (ADC used)		2.4	3.6	
$V_{BAT}$	Backup operating voltage	-	1.8	3.6	


**Table 10. Embedded reset and power control block characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{PVD}$	Programmable voltage detector level selection	PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	
		PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	
		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	
$V_{PVDhyst}^{(2)}$	PVD hysteresis	-	-	100	-	mV
$V_{POR/PDR}$	Power on/power down reset threshold	Falling edge	1.8 <sup>(1)</sup>	1.88	1.96	V
		Rising edge	1.84	1.92	2.0	
$V_{PDRhyst}^{(2)}$	PDR hysteresis	-	-	40	-	mV
$t_{RSTTEMPO}^{(2)}$	Reset temporization	-	1.5	2.5	4.5	ms


1. The product behavior is guaranteed by design down to the minimum  $V_{POR/PDR}$  value.

2. Guaranteed by design, not tested in production.

**Figure 13. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled**



**Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled**



**Table 14. Maximum current consumption in Sleep mode, code running from Flash or RAM**

Symbol	Parameter	Conditions	$f_{HCLK}$	Max <sup>(1)</sup>		Unit
				$T_A = 85^\circ C$		
$I_{DD}$	Supply current in Sleep mode	External clock <sup>(2)</sup> all peripherals enabled	36 MHz	15.5		mA
			24 MHz	11.5		
			16 MHz	8.5		
			8 MHz	5.5		
	Supply current in Sleep mode	External clock <sup>(2)</sup> , all peripherals disabled	36 MHz	5		
			24 MHz	4.5		
			16 MHz	4		
			8 MHz	3		

1. Based on characterization, tested in production at  $V_{DD}$  max and  $f_{HCLK}$  max with peripherals enabled.2. External clock is 8 MHz and PLL is on when  $f_{HCLK} > 8$  MHz.**Table 15. Typical and maximum current consumptions in Stop and Standby modes**

Symbol	Parameter	Conditions	Typ <sup>(1)</sup>			Max	Unit
			$V_{DD}/V_B$ AT = 2.0 V	$V_{DD}/V_{BAT}$ AT = 2.4 V	$V_{DD}/V_B$ AT = 3.3 V		
$I_{DD}$	Supply current in Stop mode	Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	23.5	24	200	µA
		Regulator in Low-Power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	13.5	14	180	
	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog ON	-	2.6	3.4	-	
		Low-speed internal RC oscillator ON, independent watchdog OFF	-	2.4	3.2	-	
		Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	-	1.7	2	4	
$I_{DD\_VBA}$ $T$	Backup domain supply current	Low-speed oscillator and RTC ON	0.9	1.1	1.4	1.9	

1. Typical values are measured at  $T_A = 25^\circ C$ .

2. Based on characterization, not tested in production.

**Table 17. Typical current consumption in Sleep mode, code running from Flash or RAM**

Symbol	Parameter	Conditions	$f_{HCLK}$	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Unit
				All peripherals enabled <sup>(2)</sup>	All peripherals disabled	
$I_{DD}$	Supply current in Sleep mode	External clock <sup>(3)</sup>	36 MHz	7.6	3.1	mA
			24 MHz	5.3	2.3	
			16 MHz	3.8	1.8	
			8 MHz	2.1	1.2	
			4 MHz	1.6	1.1	
			2 MHz	1.3	1	
			1 MHz	1.11	0.98	
			500 kHz	1.04	0.96	
			125 kHz	0.98	0.95	
		Running on High Speed Internal RC (HSI), AHB prescaler used to reduce the frequency	36 MHz	7	2.5	
			24 MHz	4.8	1.8	
			16 MHz	3.2	1.2	
			8 MHz	1.6	0.6	
			4 MHz	1	0.5	
			2 MHz	0.72	0.47	
			1 MHz	0.56	0.44	
			500 kHz	0.49	0.42	
			125 kHz	0.43	0.41	

1. Typical values are measures at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ .
2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC\_CR2 register).
3. External clock is 8 MHz and PLL is on when  $f_{HCLK} > 8\text{ MHz}$ .

### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in [Table 18](#). The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- ambient operating temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 5](#).

**Table 19. High-speed external user clock characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HSE\_ext}$	User external clock source frequency <sup>(1)</sup>	-	1	8	25	MHz
$V_{HSEH}$	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	V
$V_{HSEL}$	OSC_IN input pin low level voltage		$V_{SS}$	-	0.3V <sub>DD</sub>	
$t_w(HSE)$ $t_w(HSE)$	OSC_IN high or low time <sup>(1)</sup>		5	-	-	ns
$t_r(HSE)$ $t_f(HSE)$	OSC_IN rise or fall time <sup>(1)</sup>		-	-	20	
$C_{in(HSE)}$	OSC_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuC <sub>y</sub> (HSE)	Duty cycle	-	45	-	55	%
$I_L$	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	$\pm 1$	$\mu A$

1. Guaranteed by design, not tested in production.

### Low-speed external user clock generated from an external source

The characteristics given in [Table 20](#) result from tests performed using an low-speed external clock source, and under the ambient temperature and supply voltage conditions summarized in [Table 8](#).

**Table 20. Low-speed external user clock characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSE\_ext}$	User external clock source frequency <sup>(1)</sup>	-	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	V
$V_{LSEL}$	OSC32_IN input pin low level voltage		$V_{SS}$	-	0.3V <sub>DD</sub>	
$t_w(LSE)$ $t_w(LSE)$	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
$t_r(LSE)$ $t_f(LSE)$	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	
$C_{in(LSE)}$	OSC32_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuC <sub>y</sub> (LSE)	Duty cycle	-	30	-	70	%
$I_L$	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	$\pm 1$	$\mu A$

1. Guaranteed by design, not tested in production.

### 5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

**Table 30. ESD absolute maximum ratings**

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = +25^\circ\text{C}$ conforming to JESD22-A114	2	2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A = +25^\circ\text{C}$ conforming to ANSI/ESD STM5.3.1	II	500	

1. Based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78 IC latch-up standard.

**Table 31. Electrical sensitivities**

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +85^\circ\text{C}$ conforming to JESD78A	II level A

### 5.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit ( $>5$  LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in [Table 32](#)

**Table 32. I/O current injection susceptibility**

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
$I_{INJ}$	Injected current on OSC_IN32, OSC_OUT32, PA4, PA5, PC13	-0	+0	mA
	Injected current on all FT pins	-5	+0	
	Injected current on any other pin	-5	+5	

### Input/output AC characteristics


The definition and values of input/output AC characteristics are given in [Figure 27](#) and [Table 35](#), respectively.

Unless otherwise specified, the parameters given in [Table 35](#) are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 8](#).

**Table 35. I/O AC characteristics<sup>(1)</sup>**

MODEx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Max	Unit
10	$f_{max(IO)out}$	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	2	MHz
	$t_f(IO)out$	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	125 <sup>(3)</sup>	ns
	$t_r(IO)out$	Output low to high level rise time		125 <sup>(3)</sup>	
01	$f_{max(IO)out}$	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	10	MHz
	$t_f(IO)out$	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	25 <sup>(3)</sup>	ns
	$t_r(IO)out$	Output low to high level rise time		25 <sup>(3)</sup>	
11	$F_{max(IO)out}$	Maximum Frequency <sup>(2)</sup>	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	50	MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	30	MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	20	MHz
	$t_f(IO)out$	Output high to low level fall time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5 <sup>(3)</sup>	ns
			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	8 <sup>(3)</sup>	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	12 <sup>(3)</sup>	
	$t_r(IO)out$	Output low to high level rise time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5 <sup>(3)</sup>	
			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	8 <sup>(3)</sup>	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	12 <sup>(3)</sup>	
-	$t_{EXTI}pw$	Pulse width of external signals detected by the EXTI controller	-	10	ns

1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.
2. The maximum frequency is defined in [Figure 27](#).
3. Guaranteed by design, not tested in production.

**Figure 29. I<sup>2</sup>C bus AC waveforms and measurement circuit<sup>(1)</sup>**

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .
2.  $R_s$  = Series protection resistors,  $R_p$  = Pull-up resistors,  $V_{DD\_I2C}$  = I<sup>2</sup>C bus supply.

**Table 39. SCL frequency ( $f_{PCLK1} = 36$  MHz,  $V_{DD\_I2C} = 3.3$  V)<sup>(1)(2)</sup>**

$f_{SCL}$ (kHz)	I2C_CCR value
	$R_p = 4.7\text{ k}\Omega$
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

1.  $R_p$  = External pull-up resistance,  $f_{SCL}$  = I<sup>2</sup>C speed,
2. For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

### SPI interface characteristics


Unless otherwise specified, the parameters given in [Table 40](#) are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 8](#).

Refer to [Section 5.3.12: I/O current injection characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

**Table 40. SPI characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{SCK}$ $1/t_c(SCK)$	SPI clock frequency	Master mode	0	18	MHz
$t_r(SCK)$ $t_f(SCK)$		Slave mode	0	18	
$t_{su(NSS)}^{(1)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF		8	
$t_h(NSS)^{(1)}$	NSS setup time	Slave mode	$4 t_{PCLK}$	-	
$t_w(SCKH)^{(1)}$ $t_w(SCKL)^{(1)}$	NSS hold time	Slave mode	73	-	
$t_{su(MI)}^{(1)}$	SCK high and low time	Master mode, $f_{PCLK} = 36$ MHz, presc = 4	50	60	
$t_{su(SI)}^{(1)}$	Data input setup time	SPI1	1	-	ns
	Master mode	SPI2	5	-	
$t_{su(SI)}^{(1)}$	Data input setup time	-	1	-	
$t_h(MI)^{(1)}$	Data input hold time	SPI1	1	-	
	Master mode	SPI2	5	-	
$t_h(SI)^{(1)}$	Data input hold time	-	3	-	
$t_a(SO)^{(1)(2)}$	Data output access time	Slave mode, $f_{PCLK} = 36$ MHz, presc = 4	0	55	
		Slave mode, $f_{PCLK} = 24$ MHz	0	$4 t_{PCLK}$	
$t_{dis(SO)}^{(1)(3)}$	Data output disable time	Slave mode	10	-	
$t_v(SO)^{(1)}$	Data output valid time	Slave mode (after enable edge)	-	25	
$t_v(MO)^{(1)}$	Data output valid time	Master mode (after enable edge)	-	3	
$t_h(SO)^{(1)}$	Data output hold time	Slave mode (after enable edge)	25	-	
$t_h(MO)^{(1)}$		Master mode (after enable edge)	4	-	

1. Based on characterization, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

Figure 32. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

---

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the nearest ST sales office.