



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	67MHz
Connectivity	EBI/EMI, I ² C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x20b; D/A 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-BSSOP (0.295", 7.50mm Width)
Supplier Device Package	48-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3866pvi-069

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more details on the peripherals see the "Example Peripherals" section on page 35 of this datasheet. For information on UDBs, DSI, and other digital blocks, see the "Digital Subsystem" section on page 34 of this datasheet.

PSoC's analog subsystem is the second half of its unique configurability. All analog performance is based on a highly accurate absolute voltage reference with less than 0.1-percent error over temperature and voltage. The configurable analog subsystem includes:

- Analog muxes
- Comparators
- Voltage references
- Analog-to-digital converter (ADC)
- Digital-to-analog converters (DACs)
- Digital filter block (DFB)

All GPIO pins can route analog signals into and out of the device using the internal analog bus. This allows the device to interface up to 62 discrete analog signals. The heart of the analog subsystem is a fast, accurate, configurable delta-sigma ADC with these features:

- Less than 100 µV offset
- A gain error of 0.2 percent
- INL less than ±2 LSB
- DNL less than ±1 LSB
- SINAD better than 84 dB in 16-bit mode

This converter addresses a wide variety of precision analog applications, including some of the most demanding sensors. The output of the ADC can optionally feed the programmable DFB through the DMA without CPU intervention. You can configure the DFB to perform IIR and FIR digital filters and several user-defined custom functions. The DFB can implement filters with up to 64 taps. It can perform a 48-bit multiply-accumulate (MAC) operation in one clock cycle.

Four high-speed voltage or current DACs support 8-bit output signals at an update rate of up to 8 Msps. They can be routed out of any GPIO pin. You can create higher resolution voltage PWM DAC outputs using the UDB array. This can be used to create a pulse width modulated (PWM) DAC of up to 10 bits, at up to 48 kHz. The digital DACs in each UDB support PWM, PRS, or delta-sigma algorithms with programmable widths. In addition to the ADC, DACs, and DFB, the analog subsystem provides multiple:

- Uncommitted opamps
- Configurable switched capacitor/continuous time (SC/CT) blocks. These support:
 - Transimpedance amplifiers
 - Deprogrammable gain amplifiers
 - Mixers
 - Dother similar analog components

See the "Analog Subsystem" section on page 46 of this datasheet for more details.

PSoC's 8051 CPU subsystem is built around a single cycle pipelined 8051 8-bit processor running at up to 67 MHz. The CPU subsystem includes a programmable nested vector interrupt controller, DMA controller, and RAM. PSoC's nested vector interrupt controller provides low latency by allowing the CPU to vector directly to the first address of the interrupt service routine, bypassing the jump instruction required by other architectures. The DMA controller enables peripherals to exchange data without CPU involvement. This allows the CPU to run slower (saving power) or use those CPU cycles to improve the performance of firmware algorithms. The single cycle 8051 CPU runs ten times faster than a standard 8051 processor. The processor speed itself is configurable, allowing you to tune active power consumption for specific applications.

PSoC's nonvolatile subsystem consists of flash, byte-writeable EEPROM, and nonvolatile configuration options. It provides up to 64 KB of on-chip flash. The CPU can reprogram individual blocks of flash, enabling bootloaders. You can enable an error correcting code (ECC) for high reliability applications. A powerful and flexible protection model secures the user's sensitive information, allowing selective memory block locking for read and write protection. Up to 2 KB of byte-writeable EEPROM is available on-chip to store application data. Additionally, selected configuration options such as boot speed and pin drive mode are stored in nonvolatile memory. This allows settings to activate immediately after POR.

The three types of PSoC I/O are extremely flexible. All I/Os have many drive modes that are set at POR. PSoC also provides up to four I/O voltage domains through the Vddio pins. Every GPIO has analog I/O, LCD drive^[4], CapSense^[5], flexible interrupt generation, slew rate control, and digital I/O capability. The SIOs on PSoC allow V_{OH} to be set independently of Vddio when used as outputs. When SIOs are in input mode they are high impedance. This is true even when the device is not powered or when the pin voltage goes above the supply voltage. This makes the SIO ideally suited for use on an I²C bus where the PSoC may not be powered when other devices on the bus are. The SIO pins also have high current sink capability for applications such as LED drives. The programmable input threshold feature of the SIO can be used to make the SIO function as a general purpose analog comparator. For devices with Full-Speed USB the USB physical interface is also provided (USBIO). When not using USB these pins may also be used for limited digital functionality and device programming. All of the features of the PSoC I/Os are covered in detail in the "I/O System and Routing" section on page 28 of this datasheet.

The PSoC device incorporates flexible internal clock generators, designed for high stability and factory trimmed for high accuracy. The internal main oscillator (IMO) is the master clock base for the system, and has 1-percent accuracy at 3 MHz. The IMO can be configured to run from 3 MHz up to 62 MHz. Multiple clock derivatives can be generated from the main clock frequency to meet application needs. The device provides a PLL to generate system clock frequencies up to 67 MHz from the IMO, external crystal, or external reference clock.

Notes

4. This feature on select devices only. See Ordering Information on page 105 for details.

^{5.} GPIOs with opamp outputs are not recommended for use with CapSense.



4.3.1.5 Program Branching Instructions

The 8051 supports a set of conditional and unconditional jump instructions that help to modify the program execution flow. Table 4-5 shows the list of jump instructions.

Table 4-5. Jump Instructions

Mnemonic	Description	Bytes	Cycles
ACALL addr11	Absolute subroutine call	2	4
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	4
RETI	Return from interrupt	1	4
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A + DPTR	Jump indirect relative to DPTR	1	5
JZ rel	Jump if accumulator is zero	2	4
JNZ rel	Jump if accumulator is nonzero	2	4
CJNE A, Direct, rel	Compare direct byte to accumulator and jump if not equal	3	5
CJNE A, #data, rel	Compare immediate data to accumulator and jump if not equal	3	4
CJNE Rn, #data, rel	Compare immediate data to register and jump if not equal	3	4
CJNE @Ri, #data, rel	Compare immediate data to indirect RAM and jump if not equal	3	5
DJNZ Rn,rel	Decrement register and jump if not zero	2	4
DJNZ Direct, rel	Decrement direct byte and jump if not zero	3	5
NOP	No operation	1	1

4.4 DMA and PHUB

The PHUB and the DMA controller are responsible for data transfer between the CPU and peripherals, and also data transfers between peripherals. The PHUB and DMA also control device configuration during boot. The PHUB consists of:

- A central hub that includes the DMA controller, arbiter, and router
- Multiple spokes that radiate outward from the hub to most peripherals

There are two PHUB masters: the CPU and the DMA controller. Both masters may initiate transactions on the bus. The DMA channels can handle peripheral communication without CPU intervention. The arbiter in the central hub determines which DMA channel is the highest priority if there are multiple requests.

4.4.1 PHUB Features

- CPU and DMA controller are both bus masters to the PHUB
- Eight multi-layer AHB bus parallel access paths (spokes) for peripheral access
- Simultaneous CPU and DMA access to peripherals located on different spokes
- Simultaneous DMA source and destination burst transactions on different spokes
- Supports 8-, 16-, 24-, and 32-bit addressing and data

Table 4-6. PHUB Spokes and Peripherals

PHUB Spokes	Peripherals
0	SRAM
1	IOs, PICU, EMIF
2	PHUB local configuration, Power manager, Clocks, IC, SWV, EEPROM, Flash programming interface
3	Analog interface and trim, Decimator
4	USB, CAN, I ² C, Timers, Counters, and PWMs
5	DFB
6	UDBs group 1
7	UDBs group 2



4.4.4.7 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD's configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD, which again updates the second TD's configuration. This process repeats as often as necessary.

4.5 Interrupt Controller

The interrupt controller provides a mechanism for hardware resources to change program execution to a new address, independent of the current task being executed by the main code. The interrupt controller provides enhanced features not found on original 8051 interrupt controllers:

- Thirty-two interrupt vectors
- Jumps directly to ISR anywhere in code space with dynamic vector addresses
- Multiple sources for each vector
- Flexible interrupt to vector matching
- Each interrupt vector is independently enabled or disabled
- Each interrupt can be dynamically assigned one of eight priorities
- Eight level nestable interrupts
- Multiple I/O interrupt vectors
- Software can send interrupts
- Software can clear pending interrupts

When an interrupt is pending, the current instruction is completed and the program counter is pushed onto the stack. Code execution then jumps to the program address provided by the vector. After the ISR is completed, a RETI instruction is executed and returns execution to the instruction following the previously interrupted instruction. To do this the RETI instruction pops the program counter from the stack.

If the same priority level is assigned to two or more interrupts, the interrupt with the lower vector number is executed first. Each interrupt vector may choose from three interrupt sources: Fixed Function, DMA, and UDB. The fixed function interrupts are direct connections to the most common interrupt sources and provide the lowest resource cost connection. The DMA interrupt sources provide direct connections to the two DMA interrupt sources provided per DMA channel. The third interrupt source for vectors is from the UDB digital routing array. This allows any digital signal available to the UDB array to be used as an interrupt source. Fixed function interrupts and all interrupt sources may be routed to any interrupt vector using the UDB interrupt source connections.

Table 4-8. Interrupt Vector Table

#	Fixed Function	DMA	UDB
0	LVD	phub_termout0[0]	udb_intr[0]
1	ECC	phub_termout0[1]	udb_intr[1]
2	Reserved	phub_termout0[2]	udb_intr[2]
3	Sleep (Pwr Mgr)	phub_termout0[3]	udb_intr[3]
4	PICU[0]	phub_termout0[4]	udb_intr[4]
5	PICU[1]	phub_termout0[5]	udb_intr[5]
6	PICU[2]	phub_termout0[6]	udb_intr[6]
7	PICU[3]	phub_termout0[7]	udb_intr[7]
8	PICU[4]	phub_termout0[8]	udb_intr[8]
9	PICU[5]	phub_termout0[9]	udb_intr[9]
10	PICU[6]	phub_termout0[10]	udb_intr[10]
11	PICU[12]	phub_termout0[11]	udb_intr[11]
12	PICU[15]	phub_termout0[12]	udb_intr[12]
13	Comparators Combined	phub_termout0[13]	udb_intr[13]
14	Switched Caps Combined	phub_termout0[14]	udb_intr[14]
15	l ² C	phub_termout0[15]	udb_intr[15]
16	CAN	phub_termout1[0]	udb_intr[16]
17	Timer/Counter0	phub_termout1[1]	udb_intr[17]
18	Timer/Counter1	phub_termout1[2]	udb_intr[18]
19	Timer/Counter2	phub_termout1[3]	udb_intr[19]
20	Timer/Counter3	phub_termout1[4]	udb_intr[20]
21	USB SOF Int	phub_termout1[5]	udb_intr[21]
22	USB Arb Int	phub_termout1[6]	udb_intr[22]
23	USB Bus Int	phub_termout1[7]	udb_intr[23]
24	USB Endpoint[0]	phub_termout1[8]	udb_intr[24]
25	USB Endpoint Data	phub_termout1[9]	udb_intr[25]
26	Reserved	phub_termout1[10]	udb_intr[26]
27	Reserved	phub_termout1[11]	udb_intr[27]
28	DFB Int	phub_termout1[12]	udb_intr[28]
29	Decimator Int	phub_termout1[13]	udb_intr[29]
30	PHUB Error Int	phub_termout1[14]	udb_intr[30]



PSoC[®] 3: CY8C38 Family Datasheet



Figure 6-1. Clocking Subsystem

PRELIMINARY

6.1.1 Internal Oscillators

6.1.1.1 Internal Main Oscillator

In most designs the IMO is the only clock source required, due to its ±1-percent accuracy. The IMO operates with no external components and outputs a stable clock. A factory trim for each frequency range is stored in the device. With the factory trim, tolerance varies from ±1 percent at 3 MHz, up to ±7 percent at 62 MHz. The IMO, in conjunction with the PLL, allows generation of CPU and system clocks up to the device's maximum frequency (see PLL). The IMO provides clock outputs at 3, 6, 12, 24, 48, and 62 MHz.

6.1.1.2 Clock Doubler

The clock doubler outputs a clock at twice the frequency of the input clock. The doubler works for input frequency ranges of 6 to 24 MHz (providing 12 to 48 MHz at the output). It can be configured to use a clock from the IMO, MHzECO, or the DSI (external pin). The doubler is typically used to clock the USB.

6.1.1.3 PLL

The PLL allows low-frequency, high-accuracy clocks to be multiplied to higher frequencies. This is a trade off between higher clock frequency and accuracy and, higher power consumption and increased startup time.

The PLL block provides a mechanism for generating clock frequencies based upon a variety of input sources. The PLL outputs clock frequencies in the range of 24 to 67 MHz. Its input and feedback dividers supply 4032 discrete ratios to create almost any desired system clock frequency. The accuracy of the PLL output depends on the accuracy of the PLL input source. The most common PLL use is to multiply the IMO clock at 3 MHz, where it is most accurate, to generate the CPU and system clocks up to the device's maximum frequency.

The PLL achieves phase lock within 250 µs (verified by bit setting). It can be configured to use a clock from the IMO, MHzECO or DSI (external pin). The PLL clock source can be used until lock is complete and signaled with a lock bit. The lock signal can be routed through the DSI to generate an interrupt. Disable the PLL before entering low-power modes.

6.1.1.4 Internal Low-Speed Oscillator

The ILO provides clock frequencies for low-power consumption, including the watchdog timer, and sleep timer. The ILO generates up to three different clocks: 1 kHz, 33 kHz, and 100 kHz. The 1-kHz clock (CLK1K) is typically used for a background 'heartbeat' timer. This clock inherently lends itself to low-power supervisory operations such as the watchdog timer and long sleep intervals using the central timewheel (CTW).

The central timewheel is a 1-kHz, free running, 13-bit counter clocked by the ILO. The central timewheel is always enabled, except in hibernate mode and when the CPU is stopped during debug on chip mode. It can be used to generate periodic interrupts for timing purposes or to wake the system from a low-power mode. Firmware can reset the central timewheel. Systems that require accurate timing should use the RTC capability instead of the central timewheel.

The 100-kHz clock (CLK100K) works as a low-power system clock to run the CPU. It can also generate time intervals such as fast sleep intervals using the fast timewheel. The fast timewheel is a 100-kHz, 5-bit counter clocked by the ILO that can also be used to wake the system. The fast timewheel settings are programmable, and the counter automatically resets when the terminal count is reached. This enables flexible, periodic wakeups of the CPU at a higher rate than is allowed using the central timewheel. The fast timewheel can generate an optional interrupt each time the terminal count is reached.



PRELIMINARY PSoC[®] 3: CY8C38 Family Datasheet

Figure 6-5. Power Mode Transitions



6.2.1.1 Active Mode

Active mode is the primary operating mode of the device. When in active mode, the active configuration template bits control which available resources are enabled or disabled. When a resource is disabled, the digital clocks are gated, analog bias currents are disabled, and leakage currents are reduced as appropriate. User firmware can dynamically control subsystem power by setting and clearing bits in the active configuration template. The CPU can disable itself, in which case the CPU is automatically reenabled at the next wakeup event.

When a wakeup event occurs, the global mode is always returned to active, and the CPU is automatically enabled, regardless of its template settings. Active mode is the default global power mode upon boot.

6.2.1.2 Alternate Active Mode

Alternate Active mode is very similar to Active mode. In alternate active mode, fewer subsystems are enabled, to reduce power consumption. One possible configuration is to turn off the CPU and flash, and run peripherals at full speed.

6.2.1.3 Sleep Mode

Sleep mode reduces power consumption when a resume time of 15 μ s is acceptable. The wake time is used to ensure that the regulator outputs are stable enough to directly enter active mode.

6.2.1.4 Hibernate Mode

In hibernate mode nearly all of the internal functions are disabled. Internal voltages are reduced to the minimal level to keep vital systems alive. Configuration state is preserved in hibernate mode and SRAM memory is retained. GPIOs configured as digital outputs maintain their previous values and external GPIO pin interrupt settings are preserved. The device can only return from hibernate mode in response to an external I/O interrupt. The resume time from hibernate mode is less than 100 µs.

6.2.1.5 Wakeup Events

Wakeup events are configurable and can come from an interrupt or device reset. A wakeup event restores the system to active mode. Firmware enabled interrupt sources include internally generated interrupts, power supervisor, central timewheel, and I/O interrupts. Internal interrupt sources can come from a variety of peripherals, such as analog comparators and UDBs. The central timewheel provides periodic interrupts to allow the system to wake up, poll peripherals, or perform real-time functions. Reset event sources include the external reset I/O pin (XRES), WDT, and precision reset (PRES).

6.2.2 Boost Converter

Applications that use a supply voltage of less than 1.71 V, such as solar or single cell battery supplies, may use the on-chip boost converter. The boost converter may also be used in any system that requires a higher operating voltage than the supply provides. For instance, this includes driving 5.0 V LCD glass in a 3.3 V system. The boost converter accepts an input voltage as low as 0.5 V. With one low cost inductor it produces a selectable output voltage sourcing enough current to operate the PSoC and other on-board components.

The boost converter accepts an input voltage from 0.5 V to 5.5 V (V_{BAT}), and can start up with Vbat as low as 0.5 V. The converter provides a user configurable output voltage of 1.8 to 5.0 V (Vboost). Vbat is typically less than Vboost; if Vbat is greater than or equal to Vboost, then Vboost will be the same as Vbat. The block can deliver up to 50 mA (I_{BOOST}) depending on configuration.

Four pins are associated with the boost converter: Vbat, Vssb, Vboost, and Ind. The boosted output voltage is sensed at the Vboost pin and must be connected directly to the chip's supply inputs. An inductor is connected between the Vbat and Ind pins. You can optimize the inductor value to increase the boost converter efficiency based on input voltage, output voltage, current and switching frequency. The External Schottky diode shown in Figure 6-6 is required only in cases when Vboost > 3.6 V.

Figure 6-6. Application for Boost Converter



The switching frequency can be set to 100 kHz, 400 kHz, 2 MHz, or 32 kHz to optimize efficiency and component cost. The 100 kHz, 400 kHz, and 2 MHz switching frequencies are generated using oscillators internal to the boost converter block. When the 32-kHz switching frequency is selected, the clock is derived from a 32 kHz external crystal oscillator. The 32-kHz external clock is primarily intended for boost standby mode.

At 2 MHz the Vboost output is limited to 2 × Vbat, and at 400 kHz Vboost is limited to 4 × Vbat.

The boost converter can be operated in two different modes: active and standby. Active mode is the normal mode of operation where the boost regulator actively generates a regulated output



6.4.15 Over Voltage Tolerance

All I/O pins provide an over voltage tolerance feature at any operating $\mathsf{V}_{\text{DD}}.$

- There are no current limitations for the SIO pins as they present a high impedance load to the external circuit where Vddio ≤ V_{IN} ≤ 5.5 V.
- The GPIO pins must be limited to 100 µA using a current limiting resistor. GPIO pins clamp the pin voltage to approximately one diode above the Vddio supply where Vddio ≤ V_{IN} ≤ V_{DDA}.
- In case of a GPIO pin configured for analog input/output, the analog voltage on the pin must not exceed the Vddio supply voltage to which the GPIO belongs.

A common application for this feature is connection to a bus such as I²C where different devices are running from different supply voltages. In the I²C case, the PSoC chip is configured into the Open Drain, Drives Low mode for the SIO pin. This allows an external pull-up to pull the I²C bus voltage above the PSoC pin supply. For example, the PSoC chip could operate at 1.8 V, and an external device could run from 5 V. Note that the SIO pin's V_{IH} and V_{IL} levels are determined by the associated Vddio supply pin. The I/O pin must be configured into a high impedance drive mode, open drain low drive mode, or pull-down drive mode, for over voltage tolerance to work properly. Absolute maximum ratings for the device must be observed for all I/O pins.

6.4.16 Reset Configuration

While reset is active all I/Os are reset to and held in the High Impedance Analog state. After reset is released, the state can be reprogrammed on a port-by-port basis to pull-down or pull-up. To ensure correct reset operation, the port reset configuration data is stored in special nonvolatile registers. The stored reset data is automatically transferred to the port reset configuration registers at reset release.

6.4.17 Low-Power Functionality

In all low-power modes the I/O pins retain their state until the part is awakened and changed or reset. To awaken the part, use a pin interrupt, because the port interrupt logic continues to function in all low-power modes.

6.4.18 Special Pin Functionality

Some pins on the device include additional special functionality in addition to their GPIO or SIO functionality. The specific special function pins are listed in Pinouts on page 5. The special features are:

- Digital
 - □ 4- to 33-MHz crystal oscillator
 - 32.768-kHz crystal oscillator
 - Wake from sleep on I²C address match. Any pin can be used for I²C if wake from sleep is not required.
 - □ JTAG interface pins
 - BWD interface pins
 - □ SWV interface pins
 - External reset
- Analog
 - Opamp inputs and outputs
 - High current IDAC outputs
 - External reference inputs

6.4.19 JTAG Boundary Scan

The device supports standard JTAG boundary scan chains on all I/O pins for board level test.

7. Digital Subsystem

The digital programmable system creates application specific combinations of both standard and advanced digital peripherals and custom logic functions. These peripherals and logic are then interconnected to each other and to any pin on the device, providing a high level of design flexibility and IP security.

The features of the digital programmable system are outlined here to provide an overview of capabilities and architecture. You do not need to interact directly with the programmable digital system at the hardware and register level. PSoC Creator provides a high level schematic capture graphical interface to automatically place and route resources similar to PLDs.

The main components of the digital programmable system are:

- UDB These form the core functionality of the digital programmable system. UDBs are a collection of uncommitted logic (PLD) and structural logic (Datapath) optimized to create all common embedded peripherals and customized functionality that are application or design specific.
- Universal digital block array UDB blocks are arrayed within a matrix of programmable interconnect. The UDB array structure is homogeneous and allows for flexible mapping of digital functions onto the array. The array supports extensive and flexible routing interconnects between UDBs and the Digital System Interconnect.
- Digital system interconnect (DSI) Digital signals from UDBs, fixed function peripherals, I/O pins, interrupts, DMA, and other system core signals are attached to the digital system interconnect to implement full featured device connectivity. The DSI allows any digital function to any pin or other feature routability when used with the universal digital block array.

Figure 7-1. CY8C38 Digital Programmable Architecture





7.1 Example Peripherals

The flexibility of the CY8C38 family's UDBs and analog blocks allow the user to create a wide range of components (peripherals). The most common peripherals were built and characterized by Cypress and are shown in the PSoC Creator component catalog, however, users may also create their own custom components using PSoC Creator. Using PSoC Creator, users may also create their own components for reuse within their organization, for example sensor interfaces, proprietary algorithms, and display interfaces.

The number of components available through PSoC Creator is too numerous to list in the datasheet, and the list is always growing. An example of a component available for use in CY8C38 family, but, not explicitly called out in this datasheet is the UART component.

7.1.1 Example Digital Components

The following is a sample of the digital components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (UDBs, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- Communications
 - □ I²C
 - u UART
 - □ SPI
- Functions
 - D EMIF
 - D PWMs
 - □ Timers
 - □ Counters
- Logic
 - □ NOT
 - o OR
 - D XOR
- AND

7.1.2 Example Analog Components

The following is a sample of the analog components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- Amplifiers
 - ם TIA
 - ם PGA
 - opamp
- ADC
 - Delta-sigma
- DACs
- Current

- □ Voltage □ PWM
- Comparators
- Mixers
- 7.1.3 Example System Function Components

The following is a sample of the system function components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (UDBs, DFB taps, SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- CapSense
- LCD drive
- LCD control
- Filters

7.1.4 Designing with PSoC Creator

7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.



Figure 7-2. PSoC Creator Framework



7.1.4.2 Component Catalog

Figure 7-3. Component Catalog



The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC, DACs, and filters, and communication protocols, such as I^2C , USB, and CAN. See Example Peripherals on page 35 for more details about available peripherals. All content is fully characterized and carefully documented in datasheets with code examples, AC/DC specifications, and user code ready APIs.

7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.



Independent of the ALU operation, these functions are available:

- Shift left
- Shift right
- Nibble swap
- Bitwise OR mask

7.2.2.3 Conditionals

Each datapath has two compares, with bit masking options. Compare operands include the two accumulators and the two data registers in a variety of configurations. Other conditions include zero detect, all ones detect, and overflow. These conditions are the primary datapath outputs, a selection of which can be driven out to the UDB routing matrix. Conditional computation can use the built in chaining to neighboring UDBs to operate on wider data widths without the need to use routing resources.

7.2.2.4 Variable MSB

The most significant bit of an arithmetic and shift function can be programmatically specified. This supports variable width CRC and PRS functions, and in conjunction with ALU output masking, can implement arbitrary width timers, counters and shift blocks.

7.2.2.5 Built in CRC/PRS

The datapath has built-in support for single cycle CRC computation and PRS generation of arbitrary width and arbitrary polynomial. CRC/PRS functions longer than 8 bits may be implemented in conjunction with PLD logic, or built in chaining may be use to extend the function into neighboring UDBs.

7.2.2.6 Input/Output FIFOs

Each datapath contains two four-byte deep FIFOs, which can be independently configured as an input buffer (system bus writes to the FIFO, datapath internal reads the FIFO), or an output buffer (datapath internal writes to the FIFO, the system bus reads from the FIFO). The FIFOs generate status that are selectable as datapath outputs and can therefore be driven to the routing, to interact with sequencers, interrupts, or DMA.





7.2.2.7 Chaining

The datapath can be configured to chain conditions and signals such as carries and shift data with neighboring datapaths to create higher precision arithmetic, shift, CRC/PRS functions.

7.2.2.8 Time Multiplexing

In applications that are over sampled, or do not need high clock rates, the single ALU block in the datapath can be efficiently shared with two sets of registers and condition generators. Carry and shift out data from the ALU are registered and can be selected as inputs in subsequent cycles. This provides support for 16-bit functions in one (8-bit) datapath.

7.2.2.9 Datapath I/O

There are six inputs and six outputs that connect the datapath to the routing matrix. Inputs from the routing provide the configuration for the datapath operation to perform in each cycle, and the serial data inputs. Inputs can be routed from other UDB blocks, other device peripherals, device I/O pins, and so on. The outputs to the routing can be selected from the generated conditions, and the serial data outputs. Outputs can be routed to other UDB blocks, device peripherals, interrupt and DMA controller, I/O pins, and so on.

7.2.3 Status and Control Module

The primary purpose of this circuitry is to coordinate CPU firmware interaction with internal UDB operation.

Figure 7-10. Status and Control Registers



The bits of the control register, which may be written to by the system bus, are used to drive into the routing matrix, and thus provide firmware with the opportunity to control the state of UDB processing. The status register is read-only and it allows internal UDB state to be read out onto the system bus directly from internal routing. This allows firmware to monitor the state of UDB processing. Each bit of these registers has programmable connections to the routing matrix and routing connections are made depending on the requirements of the application.

7.2.3.1 Usage Examples

As an example of control input, a bit in the control register can be allocated as a function enable bit. There are multiple ways to enable a function. In one method the control bit output would be routed to the clock control block in one or more UDBs and serve as a clock enable for the selected UDB blocks. A status example is a case where a PLD or datapath block generated a condition, such as a "compare true" condition that is captured and latched by the status register and then read (and cleared) by CPU firmware.



Figure 7-13. Digital System Interconnect



Interrupt and DMA routing is very flexible in the CY8C38 programmable architecture. In addition to the numerous fixed function peripherals that can generate interrupt requests, any data signal in the UDB array routing can also be used to generate a request. A single peripheral may generate multiple independent interrupt requests simplifying system and firmware design. Figure 7-14 shows the structure of the IDMUX (Interrupt/DMA Multiplexer).

Figure 7-14. Interrupt and DMA Processing in the IDMUX



7.4.1 I/O Port Routing

There are a total of 20 DSI routes to a typical 8-bit I/O port, 16 for data and four for drive strength control.

When an I/O pin is connected to the routing, there are two primary connections available, an input and an output. In conjunction with drive strength control, this can implement a bidirectional I/O pin. A data output signal has the option to be single synchronized (pipelined) and a data input signal has the option to be double synchronized. The synchronization clock is the system clock (see Figure 6-1). Normally all inputs from pins are synchronized as this is required if the CPU interacts with the signal or any signal derived from it. Asynchronous inputs have rare uses. An example of this is a feed through of combinational PLD logic from input pins to output pins.





Figure 7-16. I/O Pin Output Connectivity

8 IO Data Output Connections from the UDB Array Digital System Interface



There are four more DSI connections to a given I/O port to implement dynamic output enable control of pins. This connectivity gives a range of options, from fully ganged 8-bits controlled by one signal, to up to four individually controlled pins. The output enable signal is useful for creating tri-state bidirectional pins and buses.

Figure 7-17. I/O Pin Output Enable Connectivity





Figure 8-7. Opamp



The opamp is uncommitted and can be configured as a gain stage or voltage follower, or output buffer on external or internal signals.

See Figure 8-8. In any configuration, the input and output signals can all be connected to the internal global signals and monitored with an ADC, or comparator. The configurations are implemented with switches between the signals and GPIO pins.

Figure 8-8. Opamp Configurations









The opamp has three speed modes, slow, medium, and fast. The slow mode consumes the least amount of quiescent power and the fast mode consumes the most power. The inputs are able to swing rail-to-rail. The output swing is capable of rail-to-rail operation at low current output, within 50 mV of the rails. When driving high current loads (about 25 mA) the output voltage may only get within 500 mV of the rails.

8.5 Programmable SC/CT Blocks

The CY8C38 family of devices contains up to four switched capacitor/continuous time (SC/CT) blocks in a device. Each switched capacitor/continuous time block is built around a single rail-to-rail high bandwidth opamp.

Switched capacitor is a circuit design technique that uses capacitors plus switches instead of resistors to create analog functions. These circuits work by moving charge between capacitors by opening and closing different switches. Nonoverlapping in phase clock signals control the switches, so that not all switches are ON simultaneously.

The PSoC Creator tool offers a user friendly interface, which allows you to easily program the SC/CT blocks. Switch control and clock phase control configuration is done by PSoC Creator so users only need to determine the application use parameters such as gain, amplifier polarity, V_{REF} connection, and so on.

The same opamps and block interfaces are also connectable to an array of resistors which allows the construction of a variety of continuous time functions.

The opamp and resistor array is programmable to perform various analog functions including

- Naked operational amplifier Continuous mode
- Unity-gain buffer Continuous mode
- PGA Continuous mode
- Transimpedance amplifier (TIA) Continuous mode
- Up/down mixer Continuous mode
- Sample and hold mixer (NRZ S/H) Switched cap mode
- First order analog to digital modulator Switched cap mode

8.5.1 Naked Opamp

The Naked Opamp presents both inputs and the output for connection to internal or external signals. The opamp has a unity gain bandwidth greater than 6.0 MHz and output drive current up to 650 μ A. This is sufficient for buffering internal signals (such as DAC outputs) and driving external loads greater than 7.5 kohms.

8.5.2 Unity Gain

The Unity Gain buffer is a Naked Opamp with the output directly connected to the inverting input for a gain of 1.00. It has a -3 dB bandwidth greater than 6.0 MHz.

8.5.3 PGA

The PGA amplifies an external or internal signal. The PGA can be configured to operate in inverting mode or noninverting mode. The PGA function may be configured for both positive and negative gains as high as 50 and 49 respectively. The gain is adjusted by changing the values of R1 and R2 as illustrated in Figure 8-9. The schematic in Figure 8-9 shows the configuration and possible resistor settings for the PGA. The gain is switched from inverting and non inverting by changing the shared select value of the both the input muxes. The bandwidth for each gain case is listed in Table 8-3.



Table 8-3. Bandwidth

Gain	Bandwidth
1	6.0 MHz
24	340 kHz
48	220 kHz
50	215 kHz

Figure 8-9. PGA Resistor Settings



The PGA is used in applications where the input signal may not be large enough to achieve the desired resolution in the ADC, or dynamic range of another SC/CT block such as a mixer. The gain is adjustable at runtime, including changing the gain of the PGA prior to each ADC sample.

8.5.4 TIA

The Transimpedance Amplifier (TIA) converts an internal or external current to an output voltage. The TIA uses an internal feedback resistor in a continuous time configuration to convert input current to output voltage. For an input current lin, the output voltage is lin x Rfb +V_{REF}, where V_{REF} is the value placed on the non inverting input. The feedback resistor Rfb is programmable between 20 K Ω and 1 M Ω through a configuration register. Table 8-4 shows the possible values of Rfb and associated configuration settings.

Table 0-4. Teeuback Resistor Detting	Table 8-4.	Feedback	Resistor	Settings
--------------------------------------	------------	----------	----------	----------

Configuration Word	Nominal R _{fb} (KΩ)
000b	20
001b	30
010b	40
011b	60
100b	120
101b	250
110b	500
111b	1000

Figure 8-10. Continuous Time TIA Schematic



The TIA configuration is used for applications where an external sensor's output is current as a function of some type of stimulus such as temperature, light, magnetic flux etc. In a common application, the voltage DAC output can be connected to the V_{REF} TIA input to allow calibration of the external sensor bias current by adjusting the voltage DAC output voltage.

8.6 LCD Direct Drive

The PSoC LCD driver system is a highly configurable peripheral designed to allow PSoC to directly drive a broad range of LCD glass. All voltages are generated on chip, eliminating the need for external components. With a high multiplex ratio of up to 1/16, the CY8C38 family LCD driver system can drive a maximum of 736 segments. The PSoC LCD driver module was also designed with the conservative power budget of portable devices in mind, enabling different LCD drive modes and power down modes to conserve power.

PSoC Creator provides an LCD segment drive component. The component wizard provides easy and flexible configuration of LCD resources. You can specify pins for segments and commons along with other options. The software configures the device to meet the required specifications. This is possible because of the programmability inherent to PSoC devices.

Key features of the PSoC LCD segment system are:

- LCD panel direct driving
- Type A (standard) and Type B (low-power) waveform support
- Wide operating voltage range support (2 V to 5 V) for LCD panels
- Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels
- Internal bias voltage generation through internal resistor ladder
- Up to 62 total common and segment outputs
- Up to 1/16 multiplex for a maximum of 16 backplane/common outputs
- Up to 62 front plane/segment outputs for direct drive
- Drives up to 736 total segments (16 backplane × 46 front plane)
- Up to 64 levels of software controlled contrast
- Ability to move display data from memory buffer to LCD driver through DMA (without CPU intervention)
- Adjustable LCD refresh rate from 10 Hz to 150 Hz
- Ability to invert LCD display for negative image
- Three LCD driver drive modes, allowing power optimization



Table 11-12. SIO AC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units		
Fsioout	SIO output operating frequency							
	3.3 V < V _{DDIO} < 5.5 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V _{DDIO} into 25 pF	-	-	33	MHz		
	1.71 V < V _{DDIO} < 3.3 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V _{DDIO} into 25 pF	_	-	16	MHz		
	$3.3 V < V_{DDIO} < 5.5 V$, Unregulated output (GPIO) mode, slow strong drive mode	90/10% V _{DDIO} into 25 pF	_	-	5	MHz		
	$1.71 \text{ V} < \text{V}_{\text{DDIO}} < 3.3 \text{ V}$, Unregulated output (GPIO) mode, slow strong drive mode	90/10% V _{DDIO} into 25 pF	_	-	4	MHz		
	$3.3 V < V_{DDIO} < 5.5 V$, Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	_	-	20	MHz		
	$1.71 V < V_{DDIO} < 3.3 V$, Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	-	-	10	MHz		
	$1.71 \text{ V} < \text{V}_{\text{DDIO}} < 5.5 \text{ V}$, Regulated output mode, slow strong drive mode	Output continuously switching into 25 pF	-	_	2.5	MHz		
Esioin	SIO input operating frequency							
1 3011	1.71 V <u><</u> V _{DDIO} <u><</u> 5.5 V	90/10% V _{DDIO}	_	_	66	MHz		

11.4.3 USBIO

For operation in GPIO mode, the standard range for V_{DDD} applies, see Device Level Specifications on page 60.

Table 11-13. USBIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
Rusbi	USB D+ pull-up resistance	With idle bus	0.900	-	1.575	kΩ
Rusba	USB D+ pull-up resistance	While receiving traffic	1.425	-	3.090	kΩ
Vohusb	Static output high	15 k Ω ±5% to Vss, internal pull-up enabled	2.8	_	3.6	V
Volusb	Static output low	15 k Ω ±5% to Vss, internal pull-up enabled	-	_	0.3	V
Vohgpio	Output voltage high, GPIO mode	I_{OH} = 4 mA, $V_{DDD} \ge 3 V$	2.4	-	-	V
Volgpio	Output voltage low, GPIO mode	I_{OL} = 4 mA, $V_{DDD} \ge 3 V$	-	-	0.3	V
Vdi	Differential input sensitivity	(D+) – (D–)	_	-	0.2	V
Vcm	Differential input common mode range	-	0.8	_	2.5	V
Vse	Single ended receiver threshold	-	0.8	-	2	V
Rps2	PS/2 pull-up resistance	In PS/2 mode, with PS/2 pull-up enabled	3	_	7	kΩ
Rext	External USB series resistor	In series with each USB pin	21.78 (–1%)	22	22.22 (+1%)	Ω
Zo	USB driver output impedance	Including Rext	28	-	44	Ω
C _{IN}	USB transceiver input capacitance	_	-	-	20	pF
I _{IL}	Input leakage current (absolute value)	25 °C, V _{DDD} = 3.0 V	-	-	2	nA



11.5 Analog Peripherals

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.5.1 Opamp

Table 11-18. Opamp DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vi	Input voltage range		V _{SSA}	-	V _{DDA}	V
Vos	Input offset voltage		-	-	2.5	mV
		Operating temperature –40 °C to 70 °C	-	_	2	mV
TCVos	Input offset voltage drift with temperature	Power mode = high	-	±12	_	µv∕°C
Ge1	Gain error, unity gain buffer mode	Rload = 1 kΩ	-	-	±0.1	%
Cin	Input capacitance	Routing from pin	_	-	18	pF
Vo	Output voltage range	1 mA, source or sink, power mode = high	V _{SSA} +0.05	_	V _{DDA} – 0.05	V
lout	Output current, source or sink	V_{SSA} + 500 mV \leq Vout \leq V_{DDA} –500 mV, V_{DDA} > 2.7 V	25	-	_	mA
		$\label{eq:VSSA} \begin{array}{l} V_{SSA} \mbox{ + 500 mV} \leq \mbox{Vout} \leq \mbox{V}_{DDA} \\ -500 \mbox{ mV}, \mbox{ 1.7 V} \mbox{ = } \mbox{V}_{DDA} \leq \mbox{ 2.7 V} \end{array}$	16	_	_	mA
ldd	Quiescent current	Power mode = min	-	200	270	uA
		Power mode = low	-	250	400	uA
		Power mode = med	-	330	950	uA
		Power mode = high	-	1000	2500	uA
CMRR	Common mode rejection ratio		80	_		dB
PSRR	Power supply rejection ratio	Vdda ≥ 2.7 V	85	_		dB
		Vdda < 2.7 V	70	_	_	dB

Figure 11-2. Opamp Voffset Histogram, 60 samples / 15 parts, 25 °C, Vdda = 5V



Figure 11-3. Opamp Voffset vs Temperature, Vdda = 5V





11.5.10 Programmable Gain Amplifier

The PGA is created using a SC/CT analog block; see the PGA component datasheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, operating conditions are:

- Operating temperature = 25 °C for typical values
- Unless otherwise specified, all charts and graphs show typical values

Table 11-37. PGA DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vin	Input voltage range	Power mode = minimum	Vssa	-	Vdda	V
Vos	Input offset voltage	Power mode = high, gain = 1	-	-	10	mV
TCVos	Input offset voltage drift with temperature	Power mode = high, gain = 1	-	-	±30	µV/°C
Ge1	Gain error, gain = 1		_	-	±0.15	%
Ge16	Gain error, gain = 16		_	-	±2.5	%
Ge50	Gain error, gain = 50		_	-	±5	%
Vonl	DC output nonlinearity	Gain = 1	-	-	±0.01	% of FSR
Cin	Input capacitance		-	-	7	pF
Voh	Output voltage swing	Power mode = high, gain = 1, Rload = 100 k Ω to V _{DDA} / 2	V _{DDA} -0.15	_	-	V
Vol	Output voltage swing	Power mode = high, gain = 1, Rload = 100 k Ω to V _{DDA} / 2	-	-	V _{SSA} + 0.15	V
Vsrc	Output voltage under load	lload = 250 µA, Vdda ≥ 2.7V, power mode = high	-	-	300	mV
ldd	Operating current	Power mode = high	-	1.5	1.65	mA
PSRR	Power supply rejection ratio		48	-	_	dB

Figure 11-43. Voffset Histogram, 1000 Samples, Vdda = 5 V





Table 11-38. PGA AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
BW1	–3 dB bandwidth	Power mode = high, gain = 1, input = 100 mV peak-to-peak	6.7	8	_	MHz
SR1	Slew rate	Power mode = high, gain = 1, 20% to 80%	3	-	-	V/µs
e _n	Input noise density	Power mode = high, Vdda = 5 V, at 100 kHz	-	43	-	nV/sqrtHz

100,000

10,000

1,000

100

10

1

40 8 2 6 \bigcirc 30 70

Temperature, °C

50 50

70 8

3dB BW, Hz

Figure 11-44. Gain vs. Frequency, at Different Gain Settings, Vdda = 3.3 V, Power Mode = High









11.5.11 Temperature Sensor

Table 11-39. Temperature Sensor Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
	Temp sensor accuracy	Range: –40 °C to +85 °C	-	±5	-	°C







11.7 Memory

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.7.1 Flash

Table 11-55. Flash DC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
	Erase and program voltage	V _{DDD} pin	1.71	-	5.5	V

Table 11-56. Flash AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
T _{WRITE}	Row write time (erase + program)		-	-	15	ms
T _{ERASE}	Row erase time		_	-	10	ms
	Row program time		_	-	5	ms
T _{BULK}	Bulk erase time (16 KB to 64 KB)		-	-	35	ms
	Sector erase time (8 KB to 16 KB)		-	-	15	ms
	Total device program time (including JTAG, and so on)		-	-	5	seconds
	Flash endurance		100 k	-	-	program/erase cycles
	Flash data retention time, retention period measured from last erase cycle	Average ambient temp. $T_A \le 55$ °C, 100 K erase/program cycles	20	-	_	years

11.7.2 EEPROM

Table 11-57. EEPROM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage		1.71	-	5.5	V

Table 11-58. EEPROM AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
T _{WRITE}	Single row erase/write cycle time		-	2	15	ms
	EEPROM data retention time, retention period measured from last	Average ambient temp, $T_A \le 25$ °C, 1M erase/program cycles	20	-	-	years
	erase cycle (up to 100 K cycles)	Average ambient temp, $T_A \le 55$ °C, 100 K erase/program cycles	20	-	-	

11.7.3 Nonvolatile Latches (NVL))

Table 11-59. NVL DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage	V _{DDD} pin	1.71	-	5.5	V

Table 11-60. NVL AC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
	NVL endurance	Programmed at 25 °C	1K	-	-	program/erase cycles
		Programmed at 0 °C to 70 °C	100	-	-	program/erase cycles
	NVL data retention time	Programmed at 25 °C	20	-	-	years
		Programmed at 0 °C to 70 °C	20	-	-	years



11.9 Clocking

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.9.1 32 kHz External Crystal

Table 11-75. 32 kHz External Crystal DC Specifications^[49]

Parameter	Description	Conditions	Min	Тур	Мах	Units
I _{CC}	Operating current	Low-power mode	-	0.25	1.0	μA
CL	External crystal capacitance		_	6	_	pF
DL	Drive level		-	_	1	μW

Table 11-76. 32 kHz External Crystal AC Specifications

Parameter	Description	Conditions	Min	Тур	Мах	Units
F	Frequency		-	32.768	_	kHz
T _{ON}	Startup time	High power mode	-	1	_	S

11.9.2 Internal Main Oscillator

Table 11-77. IMO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Supply current					
	62.6 MHz		-	-	600	μA
	48 MHz		-	-	500	μA
	24 MHz – USB mode	With oscillator locking to USB bus	-	-	500	μA
	24 MHz – non USB mode		-	-	300	μA
	12 MHz		-	-	200	μA
	6 MHz		-	-	180	μA
	3 MHz		-	-	150	μA

Table 11-78. IMO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F _{IMO}	IMO frequency stability (with factory trim	n)				
	62.6 MHz		-7	-	7	%
	48 MHz		-5	-	5	%
	24 MHz – Non USB mode		-4	-	4	%
	24 MHz – USB mode	With oscillator locking to USB bus	-0.25	-	0.25	%
	12 MHz		-3	-	3	%
	6 MHz		-2	-	2	%
	3 MHz		-1	_	1	%
	Startup time ^[49]	From enable (during normal system operation) or wakeup from low-power state	-	-	12	μs

Note 49. Based on device characterization (Not production tested).



12. Ordering Information

In addition to the features listed in Table 12-1, every CY8C38 device includes: a precision on-chip voltage reference, precision oscillators, flash, ECC, DMA, a fixed function I²C, 4 KB trace RAM, JTAG/SWD programming and debug, external memory interface, and more. In addition to these features, the flexible UDBs and analog subsection support a wide range of peripherals. To assist you in selecting the ideal part, PSoC Creator makes a part recommendation after you choose the components required by your application. All CY8C38 derivatives incorporate device and flash security in user-selectable security levels; see the TRM for details.

	ľ	NCU	Cor	re			An	alog						Dig	jital			I/O ^l	56]			
Part Number	CPU Speed (MHz)	Flash (KB)	SRAM (KB)	EEPROM (KB)	LCD Segment Drive	ADC	DAC	Comparator	SC/CT Analog Blocks ^{[54}]	Opamps	DFB	CapSense	UDBs ^[55]	16-bit Timer/PWM	FS USB	CAN 2.0b	Total I/O	GPIO	SIO	USBIO	Package	JTAG ID ^[57]
32 KB Flash																						
CY8C3865AXI-056	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	~	20	4	-	-	70	62	8	0	100-pin TQFP	0×0E038069
CY8C3865LTI-045	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	~	20	4	-	-	46	38	8	0	68-pin QFN	0×0E02D069
CY8C3865LTI-058	67	32	4	1	-	20-bit Del-Sig	4	4	4	2	~	~	20	4	-	-	29	25	4	0	48-pin QFN	0×0E03A069
CY8C3865PVI-051	67	32	4	1	-	20-bit Del-Sig	4	4	4	2	~	~	20	4	-	-	29	25	4	0	48-pin SSOP	0×0E033069
CY8C3865AXI-015	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	~	20	4	~	-	72	62	8	2	100-pin TQFP	0×0E00F069
CY8C3865LTI-032	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	~	20	4	~	-	48	38	8	2	68-pin QFN	0×0E020069
CY8C3865LTI-061	67	32	4	1	-	20-bit Del-Sig	4	4	4	2	~	<	20	4	٢	-	31	25	4	2	48-pin QFN	0×0E03D069
CY8C3865PVI-053	67	32	4	1	-	20-bit Del-Sig	4	4	4	2	~	~	20	4	~	-	31	25	4	2	48-pin SSOP	0×0E035069
CY8C3865AXI-018	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	~	<	20	4	-	-	70	62	8	0	100-pin TQFP	0×0E012069
CY8C3865LTI-024	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	~	<	20	4	-	-	46	38	8	0	68-pin QFN	0×0E018069
CY8C3865LTI-059	67	32	4	1	~	20-bit Del-Sig	4	4	4	2	~	<	20	4	-	-	29	25	4	0	48-pin QFN	0×0E03B069
CY8C3865PVI-060	67	32	4	1	~	20-bit Del-Sig	4	4	4	2	~	>	20	4	-	-	29	25	4	0	48-pin SSOP	0×0E03C069
CY8C3865AXI-019	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	<	~	20	4	~	-	72	62	8	2	100-pin TQFP	0×0E013069
CY8C3865LTI-014	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	>	~	20	4	>	-	48	38	8	2	68-pin QFN	0×0E00E069
CY8C3865LTI-062	67	32	4	1	~	20-bit Del-Sig	4	4	4	2	>	5	20	4	>	-	31	25	4	2	48-pin QFN	0×0E03E069
CY8C3865PVI-063	67	32	4	1	~	20-bit Del-Sig	4	4	4	2	>	~	20	4	>	-	31	25	4	2	48-pin SSOP	0×0E03F069
64 KB Flash																						
CY8C3866AXI-054	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	>	5	24	4	-	-	70	62	8	0	100-pin TQFP	0×0E036069
CY8C3866LTI-020	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	~	24	4	-	-	46	38	8	0	68-pin QFN	0×0E014069
CY8C3866LTI-064	67	64	8	2	-	20-bit Del-Sig	4	4	4	2	~	~	24	4	-	-	29	25	4	0	48-pin QFN	0×0E040069
CY8C3866PVI-005	67	64	8	2	-	20-bit Del-Sig	4	4	4	2	~	~	24	4	-	-	29	25	4	0	48-pin SSOP	0×0E005069
CY8C3866AXI-033	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	-	72	62	8	2	100-pin TQFP	0×0E021069
CY8C3866LTI-023	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	-	48	38	8	2	68-pin QFN	0×0E017069
CY8C3866LTI-067	67	64	8	2	-	20-bit Del-Sig	4	4	4	2	~	~	24	4	~	-	31	25	4	2	48-pin QFN	0×0E043069
CY8C3866PVI-021	67	64	8	2	-	20-bit Del-Sig	4	4	4	2	~	~	24	4	~	-	31	25	4	2	48-pin SSOP	0×0E015069
CY8C3866AXI-038	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	-	-	70	62	8	0	100-pin TQFP	0×0E026069
CY8C3866LTI-029	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	-	-	46	38	8	0	68-pin QFN	0×0E01D069
CY8C3866LTI-065	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	-	-	29	25	4	0	48-pin QFN	0×0E041069
CY8C3866PVI-066	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	-	-	29	25	4	0	48-pin SSOP	0×0E042069

Table 12-1. CY8C38 Family with Single Cycle 8051

Notes

54. Analog blocks support a variety of functionality including TIA, PGA, and mixers. See the Example Peripherals on page 35 for more information on how analog blocks can be used.

UDBs support a variety of functionality including SPI, LIN, UART, timer, counter, PWM, PRS, and others. Individual functions may use a fraction of a UDB or multiple UDBs. Multiple functions can share a single UDB. See the Example Peripherals on page 35 for more information on how UDBs can be used.
The VO Count includes of digital VO: CPIO, SIO, and the two USB. VO See the UO Sector and Power and P

56. The I/O Count includes all types of digital I/O: GPIO, SIO, and the two USB I/O. See the I/O System and Routing on page 28 for details on the functionality of each of these types of I/O.

57. The JTAG ID has three major fields. The most significant nibble (left digit) is the version, followed by a 2 byte part number and a 3 nibble manufacturer ID.



Table 14-1. Acronyms Used in this Document (continued)

PGAprogrammable gain amplifierPHUBperipheral hubPHYphysical layerPICUport interrupt control unitPLAprogrammable logic arrayPLDprogrammable logic device, see also PALPLLphase-locked loopPMDDpackage material declaration datasheetPORpower-on resetPRSprecise power-on resetPRSpseudo random sequencePSport read data registerPSC®Programmable System-on-Chip TM PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLi ² C serial clockSDAi ² C serial clockSDAi ² C serial clockSDAi ² C serial clockSOFstart of conversionSOFstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	Acronym	Description
PHUBperipheral hubPHYphysical layerPICUport interrupt control unitPLAprogrammable logic arrayPLDprogrammable logic device, see also PALPLLphase-locked loopPMDDpackage material declaration datasheetPORpower-on resetPRESprecise power-on resetPRSpseudo random sequencePSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLl²C serial clockSDAl²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PGA	programmable gain amplifier
PHYphysical layerPICUport interrupt control unitPLAprogrammable logic arrayPLDprogrammable logic device, see also PALPLLphase-locked loopPMDDpackage material declaration datasheetPORpower-on resetPRESprecise power-on resetPRSpseudo random sequencePSport read data registerPSoC [®] Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLl ² C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PHUB	peripheral hub
PICUport interrupt control unitPLAprogrammable logic arrayPLDprogrammable logic device, see also PALPLLphase-locked loopPMDDpackage material declaration datasheetPORpower-on resetPRESprecise power-on resetPRSpseudo random sequencePSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLl²C serial clockSDAl²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PHY	physical layer
PLA programmable logic array PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration datasheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC [®] Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTL register transfer language RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL l ² C serial clock SDA l ² C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO start of conversion SOF start of frame	PICU	port interrupt control unit
PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration datasheet POR power-on reset PRES precise power-on reset PRS pseudo random sequence PS port read data register PSoC [®] Programmable System-on-Chip™ PSRR power supply rejection ratio PWM pulse-width modulator RAM random-access memory RISC reduced-instruction-set computing RMS root-mean-square RTC real-time clock RTR remote transmission request RX receive SAR successive approximation register SC/CT switched capacitor/continuous time SCL I ² C serial data S/H sample and hold SINAD signal to noise and distortion ratio SIO special input/output, GPIO with advanced features. See GPIO. SOC start of conversion SOF start of rame SPI Serial Peripheral Interface, a communications protocol SRA	PLA	programmable logic array
PLLphase-locked loopPMDDpackage material declaration datasheetPORpower-on resetPRESprecise power-on resetPRSpseudo random sequencePSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial clockSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PLD	programmable logic device, see also PAL
PMDDpackage material declaration datasheetPORpower-on resetPRESprecise power-on resetPRSpseudo random sequencePSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial clockSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PLL	phase-locked loop
PORpower-on resetPRESprecise power-on resetPRSpseudo random sequencePSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of frameSPISerial Peripheral Interface, a communications protocolSRAslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PMDD	package material declaration datasheet
PRESprecise power-on resetPRSpseudo random sequencePSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial clockSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	POR	power-on reset
PRSpseudo random sequencePSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PRES	precise power-on reset
PSport read data registerPSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial clockSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PRS	pseudo random sequence
PSoC®Programmable System-on-Chip™PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PS	port read data register
PSRRpower supply rejection ratioPWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PSoC [®]	Programmable System-on-Chip™
PWMpulse-width modulatorRAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PSRR	power supply rejection ratio
RAMrandom-access memoryRISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLl²C serial clockSDAl²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	PWM	pulse-width modulator
RISCreduced-instruction-set computingRMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLl²C serial clockSDAl²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	RAM	random-access memory
RMSroot-mean-squareRTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	RISC	reduced-instruction-set computing
RTCreal-time clockRTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	RMS	root-mean-square
RTLregister transfer languageRTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLl²C serial clockSDAl²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	RTC	real-time clock
RTRremote transmission requestRXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	RTL	register transfer language
RXreceiveSARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	RTR	remote transmission request
SARsuccessive approximation registerSC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	RX	receive
SC/CTswitched capacitor/continuous timeSCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SAR	successive approximation register
SCLI²C serial clockSDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SC/CT	switched capacitor/continuous time
SDAI²C serial dataS/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SCL	I ² C serial clock
S/Hsample and holdSINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SDA	I ² C serial data
SINADsignal to noise and distortion ratioSIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	S/H	sample and hold
SIOspecial input/output, GPIO with advanced features. See GPIO.SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SINAD	signal to noise and distortion ratio
SOCstart of conversionSOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SIO	special input/output, GPIO with advanced features. See GPIO.
SOFstart of frameSPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SOC	start of conversion
SPISerial Peripheral Interface, a communications protocolSRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SOF	start of frame
SRslew rateSRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SPI	Serial Peripheral Interface, a communications protocol
SRAMstatic random access memorySRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SR	slew rate
SRESsoftware resetSWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SRAM	static random access memory
SWDserial wire debug, a test protocolSWVsingle-wire viewerTDtransaction descriptor, see also DMA	SRES	software reset
SWVsingle-wire viewerTDtransaction descriptor, see also DMA	SWD	serial wire debug, a test protocol
TD transaction descriptor, see also DMA	SWV	single-wire viewer
	TD	transaction descriptor, see also DMA

Table 14-1. Acronyms Used in this Document (continued)

Acronym	Description
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
ТΧ	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

15. Reference Documents

PSoC® 3, PSoC® 5 Architecture TRM PSoC® 3 Registers TRM

16. Document Conventions

- 16.1 Units of Measure
- Table 16-1. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibels
fF	femtofarads
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohours
kHz	kilohertz
kΩ	kilohms
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	megaohms
Msps	megasamples per second