



Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K × 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 17x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-VFBGA
Supplier Device Package	100-VFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/atmel/atsam4n16ca-cfu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

 Table 10-1.
 Peripheral Identifiers (Continued)

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
29	ADC	Х	Х	Analog-to-Digital Converter
30	DACC	Х	Х	Digital-to-Analog Converter Controller
31	PWM	Х	Х	Pulse Width Modulation

11.4.1.12 Exception Mask Registers

The exception mask registers disable the handling of exceptions by the processor. Disable exceptions where they might impact on timing critical tasks.

To access the exception mask registers use the MSR and MRS instructions, or the CPS instruction to change the value of PRIMASK or FAULTMASK. See "MRS", "MSR", and "CPS" for more information.

11.4.1.13 1	nonty wask negister						
Name:	PRIMASK						
Access:	Read-write						
Reset:	0x000000000						
31	30	29	28	27	26	25	24
			-	_			
23	22	21	20	19	18	17	16
			-				
15	14	13	12	11	10	9	8
			-	-			
7	6	5	4	3	2	1	0
			_				PRIMASK

11.4.1.13 Priority Mask Register

The PRIMASK register prevents the activation of all exceptions with a configurable priority.

• PRIMASK

0: No effect

1: Prevents the activation of all exceptions with a configurable priority.

11.6.5.24 USUB16 and USUB8

Unsigned Subtract 16 and Unsigned Subtract 8

Syntax

op{cond}{Rd,} Rn, Rm

where

ор	is any of:
	USUB16 Unsigned Subtract 16.
	USUB8 Unsigned Subtract 8.
cond	is an optional condition code, see "Conditional Execution" .
Rd	is the destination register.
Rn	is the first operand register.

Rm is the second operand register.

Operation

Use these instructions to subtract 16-bit and 8-bit data before writing the result to the destination register:

The USUB16 instruction:

- 1. Subtracts each halfword from the second operand register from the corresponding halfword of the first operand register.
- 2. Writes the unsigned result in the corresponding halfwords of the destination register.

The USUB8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Writes the unsigned byte result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

Examples

USUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of R1 ; and writes to corresponding halfword in R1USUB8 R4, R0, R5

- ; Subtracts bytes of R5 from corresponding byte in R0 and
- ; writes to the corresponding byte in R4.



11.6.9 Bitfield Instructions

The table below shows the instructions that operate on adjacent sets of bits in registers or bitfields:

Mnemonic	Description
BFC	Bit Field Clear
BFI	Bit Field Insert
SBFX	Signed Bit Field Extract
SXTB	Sign extend a byte
SXTH	Sign extend a halfword
UBFX	Unsigned Bit Field Extract
UXTB	Zero extend a byte
UXTH	Zero extend a halfword

Table 11-24. Packing and Unpacking Instructions



11.8.3.6 In	terrupt Priority Reg	isters					
Name:	NVIC_IPRx [x=0	7]					
Access:	Read-write						
Reset:	0x00000000						
31	30	29	28	27	26	25	24
			PF	213			
23	22	21	20	19	18	17	16
			PF	RI2			
15	14	13	12	11	10	9	8
	_		PF	RI1			
7	6	5	4	3	2	1	0
			PF	210			

The NVIC_IPR0-NVIC_IPR7 registers provide a 4-bit priority field for each interrupt. These registers are byte-accessible. Each register holds four priority fields, that map up to four elements in the CMSIS interrupt priority array IP[0] to IP[29]

• PRI3: Priority (4m+3)

Priority, Byte Offset 3, refers to register bits [31:24].

• PRI2: Priority (4m+2)

Priority, Byte Offset 2, refers to register bits [23:16].

• PRI1: Priority (4m+1)

Priority, Byte Offset 1, refers to register bits [15:8].

• PRI0: Priority (4m)

Priority, Byte Offset 0, refers to register bits [7:0].

- Notes: 1. Each priority field holds a priority value, 0-15. The lower the value, the greater the priority of the corresponding interrupt. The processor implements only bits[7:4] of each field; bits[3:0] read as zero and ignore writes.
 - 2. for more information about the IP[0] to IP[29] interrupt priority array, that provides the software view of the interrupt priorities, see Table 11-29, "CMSIS Functions for NVIC Control".
 - 3. The corresponding IPR number *n* is given by n = m DIV 4.
 - 4. The byte offset of the required Priority field in this register is *m* MOD 4.

15.6.1 RTC Control Register

Name:	RTC_CR						
Address:	0x400E1460						
Access:	Read-write						
31	30	29	28	27	26	25	24
_	-	_	_	_	—	—	_
23	22	21	20	19	18	17	16
-	-	—	—	-	-	CALEVSEL	
15	14	13	12	11	10	9	8
-	-	—	—	—	_	TIME	VSEL
7	6	5	4	3	2	1	0
-	-	_	_	_	_	UPDCAL	UPDTIM

• UPDTIM: Update Request Time Register

0 = No effect.

1 = Stops the RTC time counting.

Time counting consists of second, minute and hour counters. Time counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the Status Register.

• UPDCAL: Update Request Calendar Register

0 = No effect.

1 = Stops the RTC calendar counting.

Calendar counting consists of day, date, month, year and century counters. Calendar counters can be programmed once this bit is set.

• TIMEVSEL: Time Event Selection

The event that generates the flag TIMEV in RTC_SR (Status Register) depends on the value of TIMEVSEL.

Value	Name	Description
0	MINUTE	Minute change
1	HOUR	Hour change
2	MIDNIGHT	Every day at midnight
3	NOON	Every day at noon

• CALEVSEL: Calendar Event Selection

The event that generates the flag CALEV in RTC_SR depends on the value of CALEVSEL

Value	Name	Description
0	WEEK	Week change (every Monday at time 00:00:00)
1	MONTH	Month change (every 01 of each month at time 00:00:00)
2	YEAR	Year change (every January 1 at time 00:00:00)



17.3 Block Diagram







19. Embedded Flash Controller (EFC)

19.1 Description

The Enhanced Embedded Flash Controller (EEFC) ensures the interface of the Flash block with the 32-bit internal bus.

Its 128-bit or 64-bit wide memory interface increases performance. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands. One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

19.2 Embedded Characteristics

- Interface of the Flash Block with the 32-bit Internal Bus
- Increases Performance in Thumb2 Mode with 128-bit or -64 bit Wide Memory Interface up to 80 MHz
- Code loops optimization
- 128 Lock Bits, Each Protecting a Lock Region
- GPNVMx General-purpose GPNVM Bits
- One-by-one Lock Bit Programming
- Commands Protected by a Keyword
- Erases the Entire Flash
- Erases by Plane
- Erase by Sector
- Erase by Pages
- Possibility of Erasing before Programming
- Locking and Unlocking Operations
- Possibility to read the Calibration Bits

19.3 Product Dependencies

19.3.1 Power Management

The Enhanced Embedded Flash Controller (EEFC) is continuously clocked. The Power Management Controller has no effect on its behavior.

19.3.2 Interrupt Sources

The Enhanced Embedded Flash Controller (EEFC) interrupt line is connected to the Nested Vectored Interrupt Controller (NVIC). Using the Enhanced Embedded Flash Controller (EEFC) interrupt requires the NVIC to be programmed first. The EEFC interrupt is generated only on FRDY bit rising.

Table 19-1. Peripheral IDs

Instance	ID
EFC	6



19.4.3.1 Getting Embedded Flash Descriptor

This command allows the system to learn about the Flash organization. The system can take full advantage of this information. For instance, a device could be replaced by one with more Flash capacity, and so the software is able to adapt itself to the new configuration.

To get the embedded Flash descriptor, the application writes the GETD command in the EEFC_FCR register. The first word of the descriptor can be read by the software application in the EEFC_FRR register as soon as the FRDY flag in the EEFC_FSR register rises. The next reads of the EEFC_FRR register provide the following word of the descriptor. If extra read operations to the EEFC_FRR register are done after the last word of the descriptor has been returned, then the EEFC_FRR register value is 0 until the next valid command.

Symbol	Word Index	Description
FL_ID	0	Flash Interface Description
FL_SIZE	1	Flash size in bytes
FL_PAGE_SIZE	2	Page size in bytes
FL_NB_PLANE	3	Number of planes.
FL_PLANE[0]	4	Number of bytes in the first plane.
FL_PLANE[FL_NB_PLANE-1]	4 + FL_NB_PLANE - 1	Number of bytes in the last plane.
FL_NB_LOCK	4 + FL_NB_PLANE	Number of lock bits. A bit is associated with a lock region. A lock bit is used to prevent write or erase operations in the lock region.
FL_LOCK[0]	4 + FL_NB_PLANE + 1	Number of bytes in the first lock region.

Table 19-3.	Flash Descriptor	Definition
-------------	------------------	------------

19.5.4 EEFC Flash Result Register

Name:	EEFC_FRR							
Address:	0x400E0A0C							
Access:	Read-only							
Offset:	0x0C							
31	30	29	28	27	26	25	24	
	FVALUE							
23	22	21	20	19	18	17	16	
			FVA	LUE				
15	14	13	12	11	10	9	8	
	FVALUE							
7	6	5	4	3	2	1	0	
			FVA	LUE				

• FVALUE: Flash Result Value

The result of a Flash command is returned in this register. If the size of the result is greater than 32 bits, then the next resulting value is accessible at the next register read.



Table 20-1.Signal Description List

Signal Name	Function	Turne	Active	Commente	
Signal Name	Function	туре	Level	Comments	
	Powe	er			
VDDIO	I/O Lines Power Supply	Power			
VDDCORE	Core Power Supply	Power			
VDDPLL	PLL Power Supply	Power			
GND	Ground	Ground			
	Clock	ks			
	Main Clock Input.				
XIN	This input can be tied to GND. In this case, the device is clocked by the internal RC oscillator.	Input		32 KHz to 50 MHz	
	Tes	t			
TST	Test Mode Select	Input	High	Must be connected to VDDIO	
PGMEN0	Test Mode Select	Input	High	Must be connected to VDDIO	
PGMEN1	Test Mode Select	Input	High	Must be connected to VDDIO	
PGMEN2	Test Mode Select	Input	Low	Must be connected to GND	
	PIO				
PGMNCMD	Valid command available	Input	Low	Pulled-up input at reset	
DOMDDY	0: Device is busy	Quitaut	Lliab	Dulled up input at reast	
FGINIKUT	1: Device is ready for a new command	Output	піgri	Fulled-up input at reset	
PGMNOE	Output Enable (active high)	Input	Low	Pulled-up input at reset	
	0: DATA[15:0] is in input mode	Quitaut		Dulled up input at react	
	1: DATA[15:0] is in output mode	Output	LOW		
PGMM[3:0]	Specifies DATA type (see Table 20-2)	Input		Pulled-up input at reset	
PGMD[15:0]	Bi-directional data bus	Input/Output		Pulled-up input at reset	

20.3.2 Signal Names

Depending on the MODE settings, DATA is latched in different internal registers.

Table 20-2.	Mode Coding	
MODE[3:0]	Symbol	Data
0000	CMDE	Command Register
0001	ADDR0	Address Register LSBs
0010	ADDR1	
0101	DATA	Data Register
Default	IDLE	No register

When MODE is equal to CMDE, then a new command (strobed on DATA[15:0] signals) is stored in the command register.



24.5.4 Main Clock Oscillator Selection

The user can select either the 12/8/4 MHz Fast RC Oscillator or the 3 to 20 MHz Crystal or Ceramic Resonatorbased oscillator to be the source of Main Clock.

The advantage of the 12/8/4 MHz Fast RC Oscillator is that it provides fast start-up time, this is why it is selected by default (to start up the system) and when entering Wait Mode.

The advantage of the 3 to 20 MHz Crystal or Ceramic Resonator-based oscillator is that it is very accurate.

The selection is made by writing the MOSCSEL bit in the Main Oscillator Register (CKGR_MOR). The switch of the Main Clock source is glitch free, so there is no need to run out of SLCK, PLLACK in order to change the selection. The MOSCSELS bit of the Power Management Controller Status Register (PMC_SR) allows knowing when the switch sequence is done.

Setting the MOSCSELS bit in PMC_IMR can trigger an interrupt to the processor.

Enabling the Fast RC Oscillator (MOSCRCEN = 1) and changing the Fast RC Frequency (MOSCCRF) at the same time is not allowed.

The Fast RC must be enabled first and its frequency changed in a second step.

24.5.5 Software Sequence to Detect the Presence of Fast Crystal

The frequency meter carried on the CKGR_MCFR register is operating on the selected main clock and not on the fast crystal clock nor on the fast RC Oscillator clock.

Therefore, to check for the presence of the fast crystal clock, it is necessary to have the main clock (MAINCK) driven by the fast crystal clock (MOSCSEL=1).

The following software sequence order must be followed:

- MCK must select the slow clock (CSS=0 in the PLL_MCKR register).
- Wait for the MCKRDY flag in the PLL_SR register to be 1.
- The fast crystal must be enabled by programming 1 in the MOSCXTEN field in the CKGR_MOR register with the MOSCXTST field being programmed to the appropriate value (see the Electrical Characteristics chapter).
- Wait for the MOSCXTS flag to be 1 in the PLL_SR register to get the end of a start-up period of the fast crystal oscillator.
- Then, MOSCSEL must be programmed to 1 in the CKGR_MOR register to select fast main crystal oscillator for the main clock.
- MOSCSEL must be read until its value equals 1.
- Then the MOSCSELS status flag must be checked in the PLL_SR register.

At this point, 2 cases may occur (either MOSCSELS = 0 or MOSCSELS = 1).

- If MOSCSELS = 1, there is a valid crystal connected and its frequency can be determined by initiating a frequency measure by programming RCMEAS in the CKGR_MCFR register.
- If MOSCSELS = 0, there is no fast crystal clock (either no crystal connected or a crystal clock out of specification).

A frequency measure can reinforce this status by initiating a frequency measure by programming RCMEAS in the CKGR_MCFR register.

- If MOSCSELS=0, the selection of the main clock must be programmed back to the main RC oscillator by writing MOSCSEL to 0 prior to disabling the fast crystal oscillator.
- If MOSCSELS=0, the crystal oscillator can be disabled (MOSCXTEN=0 in the CKGR_MOR register).



27.7.37 PIO Additional Interrupt Modes Disable Register

Name:	PIO_AIMDR									
Address:	0x400E0EB4 (PIOA), 0x400E10B4 (PIOB), 0x400E12B4 (PIOC)									
Access:	Write-only									
31	30	29	28	27	26	25	24			
P31	P30	P29	P28	P27	P26	P25	P24			
23	22	21	20	19	18	17	16			
P23	P22	P21	P20	P19	P18	P17	P16			
15	14	13	12	11	10	9	8			
P15	P14	P13	P12	P11	P10	P9	P8			
7	6	5	4	3	2	1	0			
P7	P6	P5	P4	P3	P2	P1	P0			

• P0-P31: Additional Interrupt Modes Disable

0: No effect.

1: The interrupt mode is set to the default interrupt mode (Both Edge detection).



29.10.4.2Write Sequence

In the case of a Write sequence (SVREAD is low), the RXRDY (Receive Holding Register Ready) flag is set as soon as a character has been received in the TWI_RHR (TWI Receive Holding Register). RXRDY is reset when reading the TWI_RHR.

TWI continues receiving data until a STOP condition or a REPEATED_START + an address different from SADR is detected. Note that at the end of the write sequence TXCOMP flag is set and SVACC reset.

See Figure 29-26 on page 557.

29.10.4.3Clock Synchronization Sequence

In the case where TWI_THR or TWI_RHR is not written/read in time, TWI performs a clock synchronization.

Clock stretching information is given by the SCLWS (Clock Wait state) bit.

See Figure 29-28 on page 558 and Figure 29-29 on page 559.

29.10.4.4General Call

In the case where a GENERAL CALL is performed, GACC (General Call ACCess) flag is set.

After GACC is set, it is up to the programmer to interpret the meaning of the GENERAL CALL and to decode the new address programming sequence.

See Figure 29-27 on page 557.

29.10.5 Data Transfer

29.10.5.1Read Operation

The read mode is defined as a data requirement from the master.

After a START or a REPEATED START condition is detected, the decoding of the address starts. If the slave address (SADR) is decoded, SVACC is set and SVREAD indicates the direction of the transfer.

Until a STOP or REPEATED START condition is detected, TWI continues sending data loaded in the TWI_THR register.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 29-25 on page 556 describes the write operation.

Figure 29-25. Read Access Ordered by a MASTER



- Notes: 1. When SVACC is low, the state of SVREAD becomes irrelevant.
 - 2. TXRDY is reset when data has been transmitted from TWI_THR to the shift register and set when this data has been acknowledged or non acknowledged.



30.6.8 UART Transmit Holding Register

Name:	UART_THR							
Address:	0x400E061C (0), 0x400E081C (1), 0x4004401C (2), 0x4004801C (3)							
Access:	Write-only							
31	30	29	28	27	26	25	24	
_	_	—	_	_	—	_	_	
23	22	21	20	19	18	17	16	
_	-	-	_	—	-	—	-	
15	14	13	12	11	10	9	8	
_	-	-	_	_	_	_	-	
7	6	5	4	3	2	1	0	
			ТХС	CHR				

• TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set.



31. Universal Synchronous Asynchronous Receiver Transmitter (USART)

31.1 Description

The Universal Synchronous Asynchronous Receiver Transceiver (USART) provides one full duplex universal synchronous asynchronous serial link. Data frame format is widely programmable (data length, parity, number of stop bits) to support a maximum of standards. The receiver implements parity error, framing error and overrun error detection. The receiver time-out enables handling variable-length frames and the transmitter timeguard facilitates communications with slow remote devices. Multidrop communications are also supported through address bit handling in reception and transmission.

The USART features three test modes: remote loopback, local loopback and automatic echo.

The USART supports specific operating modes providing interfaces on RS485 and SPI buses, with ISO7816 T = 0 or T = 1 smart card slots and infrared transceivers. The hardware handshaking feature enables an out-of-band flow control by automatic management of the pins RTS and CTS.

The USART supports the connection to the Peripheral DMA Controller, which enables data transfers to the transmitter and from the receiver. The PDC provides chained buffer management without any intervention of the processor.

31.2 Embedded Characteristics

- Programmable Baud Rate Generator
- 5- to 9-bit Full-duplex Synchronous or Asynchronous Serial Communications
 - 1, 1.5 or 2 Stop Bits in Asynchronous Mode or 1 or 2 Stop Bits in Synchronous Mode
 - Parity Generation and Error Detection
 - Framing Error Detection, Overrun Error Detection
 - MSB- or LSB-first
 - Optional Break Generation and Detection
 - By 8 or by 16 Over-sampling Receiver Frequency
 - Optional Hardware Handshaking RTS-CTS
 - Receiver Time-out and Transmitter Timeguard
 - Optional Multidrop Mode with Address Generation and Detection
- RS485 with Driver Control Signal
- ISO7816, T = 0 or T = 1 Protocols for Interfacing with Smart Cards
 - NACK Handling, Error Counter with Repetition and Iteration Limit
- IrDA Modulation and Demodulation
 - Communication at up to 115.2 Kbps
- SPI Mode
 - Master or Slave
 - Serial Clock Programmable Phase and Polarity
 - SPI Serial Clock (SCK) Frequency up to Internal Clock Frequency MCK/6
- Test Modes
 - Remote Loopback, Local Loopback, Automatic Echo
- Supports Connection of:
 - Two Peripheral DMA Controller Channels (PDC)
- Offers Buffer Transfer without Processor Intervention



31.8.16 USART Receiver Time-out Register

Name:	US_RTOR								
Address:	0x40024024 (0), 0x40028024 (1), 0x4002C024 (2)								
Access:	Read-write								
31	30	29	28	27	26	25	24		
-	-	-	—	-	-	-	-		
23	22	21	20	19	18	17	16		
-	_	_	—	_	-	_	-		
15	14	13	12	11	10	9	8		
	ТО								
7	6	5	4	3	2	1	0		
	ТО								

This register can only be written if the WPEN bit is cleared in "USART Write Protect Mode Register" on page 655.

• TO: Time-out Value

0: The Receiver Time-out is disabled.

1 - 65535: The Receiver Time-out is enabled and the Time-out delay is TO x Bit Period.



31.8.19 USART Number of Errors Register									
Name:	US_NER								
Address:	0x40024044 (0), 0x40028044 (1), 0x4002C044 (2)								
Access:	Read-only								
31	30	29	28	27	26	25	24		
-	-	-	-	-	-	-	-		
23	22	21	20	19	18	17	16		
_	-	_	_	_	_	_	-		
15	14	13	12	11	10	9	8		
-	-	-	-	-	-	-	-		
7	6	5	4	3	2	1	0		
	NB_ERRORS								

This register is relevant only if USART_MODE=0x4 or 0x6 in "USART Mode Register" on page 633.

• NB_ERRORS: Number of Errors

Total number of errors that occurred during an ISO7816 transfer. This register automatically clears when read.

32. Timer Counter (TC)

32.1 Description

A Timer Counter (TC) module includes three identical TC channels. The number of implemented TC modules is device-specific.

Each TC channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

Each channel has three external clock inputs, five internal clock inputs and two multi-purpose input/output signals which can be configured by the user. Each channel drives an internal interrupt signal which can be programmed to generate processor interrupts.

The TC embeds a quadrature decoder (QDEC) connected in front of the timers and driven by TIOA0, TIOB0 and TIOB1 inputs. When enabled, the QDEC performs the input lines filtering, decoding of quadrature signals and connects to the timers/counters in order to read the position and speed of the motor through the user interface.

The TC block has two global registers which act upon all TC channels:

- Block Control Register (TC_BCR)—allows channels to be started simultaneously with the same instruction
- Block Mode Register (TC_BMR)—defines the external clock inputs for each channel, allowing them to be chained

32.2 Embedded Characteristics

- Total number of TC channels: 6
- TC channel size: 16-bit
- Wide range of functions including:
 - Frequency measurement
 - Event counting
 - Interval measurement
 - Pulse generation
 - Delay timing
 - Pulse Width Modulation
 - Up/down capabilities
 - Quadrature decoder
 - 2-bit gray up/down count for stepper motor
 - Each channel is user-configurable and contains:
 - Three external clock inputs
 - Five Internal clock inputs
 - Two multi-purpose input/output signals acting as trigger event
- Internal interrupt signal
- Read of the Capture registers by the PDC
- Compare event fault generation for PWM
- Register Write Protection

32.6.11 Waveform Mode

Waveform mode is entered by setting the TC_CMRx.WAVE bit.

In Waveform mode, the TC channel generates one or two PWM signals with the same frequency and independently programmable duty cycles, or generates different types of one-shot or repetitive pulses.

In this mode, TIOA is configured as an output and TIOB is defined as an output if it is not used as an external event (EEVT parameter in TC_CMR).

Figure 32-7 shows the configuration of the TC channel when programmed in Waveform operating mode.

32.6.12 Waveform Selection

Depending on the WAVSEL parameter in TC_CMR, the behavior of TC_CV varies.

With any selection, TC_RA, TC_RB and TC_RC can all be used as compare registers.

RA Compare is used to control the TIOA output, RB Compare is used to control the TIOB output (if correctly configured) and RC Compare is used to control TIOA and/or TIOB outputs.