

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XF

Product Status	Active	
Core Processor	PIC	
Core Size	8-Bit	
Speed	64MHz	
Connectivity	I <sup>2</sup> C, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT	
Number of I/O	24	
Program Memory Size	8KB (4K x 16)	
Program Memory Type	FLASH	
EEPROM Size	256 x 8	
RAM Size	512 x 8	
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V	
Data Converters	A/D 11x10b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 85°C (TA)	
Mounting Type	Surface Mount	
Package / Case	28-VQFN Exposed Pad	
Supplier Device Package	28-QFN (6x6)	
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f23k20t-i-ml	


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


### FIGURE 2-1: 28-PIN SDIP, SSOP AND SOIC PIN DIAGRAMS








#### FIGURE 2-3: 40-PIN PDIP PIN DIAGRAMS




#### FIGURE 2-4: 44-PIN TQFP PIN DIAGRAMS



For PIC18FX6K20 devices, the code memory space extends from 000000h to 00FFFFh (64 Kbytes) in four 16-Kbyte blocks. Addresses 000000h through 0007FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

## TABLE 2-5:IMPLEMENTATION OF CODE<br/>MEMORY

Device	Code Memory Size (Bytes)
PIC18F26K20	000000h-00FFFFh (64K)
PIC18F46K20	00000011-00FFFFI1 (84K)





In addition to the code memory space, there are three blocks in the configuration and ID space that are accessible to the user through table reads and table writes. Their locations in the memory map are shown in Figure 2-10.

Users may store identification information (ID) in eight ID registers. These ID registers are mapped in addresses 200000h through 200007h. The ID locations read out normally, even after code protection is applied.

Locations 300000h through 30000Dh are reserved for the Configuration bits. These bits select various device options and are described in **Section 5.0 "Configuration Word**". These Configuration bits read out normally, even after code protection.

Locations 3FFFFEh and 3FFFFFh are reserved for the device ID bits. These bits may be used by the programmer to identify what device type is being programmed and are described in **Section 5.0** "**Configuration Word**". These device ID bits read out normally, even after code protection.

### 2.3.1 MEMORY ADDRESS POINTER

Memory in the address space, 0000000h to 3FFFFh, is addressed via the Table Pointer register, which is comprised of three Pointer registers:

- TBLPTRU, at RAM address 0FF8h
- TBLPTRH, at RAM address 0FF7h
- TBLPTRL, at RAM address 0FF6h

TBLPTRU	TBLPTRH	TBLPTRL
Addr[21:16]	Addr[15:8]	Addr[7:0]

The 4-bit command, '0000' (core instruction), is used to load the Table Pointer prior to using any read or write operations.





FIGURE 2-10: CONFIGURATION AND ID LOCATIONS FOR PIC18F2XK20/4XK20 DEVICES

### 2.4 High-Level Overview of the Programming Process

Figure 2-11 shows the high-level overview of the programming process. First, a Bulk Erase is performed. Next, the code memory, ID locations and data EEPROM are programmed. These memories are then verified to ensure that programming was successful. If no errors are detected, the Configuration bits are then programmed and verified.

### FIGURE 2-11: HIGH-LEVEL PROGRAMMING FLOW




### 2.5 Entering and Exiting High-Voltage ICSP Program/Verify Mode

As shown in Figure 2-12, the High-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low and then raising MCLR/VPP/RE3 to VIHH (high voltage). Once in this mode, the code memory, data EEPROM, ID locations and Configuration bits can be accessed and programmed in serial fashion. Figure 2-13 shows the exit sequence.


The sequence that enters the device into the Program/ Verify mode places all unused I/Os in the high-impedance state.

### FIGURE 2-12: ENTERING HIGH-VOLTAGE PROGRAM/VERIFY MODE



### FIGURE 2-13:

### EXITING HIGH-VOLTAGE PROGRAM/VERIFY MODE



### 2.6 Entering and Exiting Low-Voltage ICSP Program/Verify Mode

When the LVP Configuration bit is '1' (see Section 5.3 "Single-Supply ICSP Programming"), the Low-Voltage ICSP mode is enabled. As shown in Figure 2-14, Low-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low, placing a logic high on PGM and then raising MCLR/VPP/RE3 to VIH. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. Figure 2-15 shows the exit sequence.

The sequence that enters the device into the Program/ Verify mode places all unused I/Os in the high-impedance state.







FIGURE 2-15:

EXITING LOW-VOLTAGE PROGRAM/VERIFY MODE



### 2.7 Serial Program/Verify Operation

The PGC pin is used as a clock input pin and the PGD pin is used for entering command bits and data input/ output during serial operation. Commands and data are transmitted on the rising edge of PGC, latched on the falling edge of PGC and are Least Significant bit (LSb) first.

### 2.7.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, PGC is cycled four times. The commands needed for programming and verification are shown in Table 2-6.

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in Table 2-7. The 4-bit command is shown Most Significant bit (MSb) first. The command operand, or "Data Payload", is shown <MSB><LSB>. Figure 2-16 demonstrates how to serially present a 20-bit command/operand to the device.

### 2.7.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to set up registers as appropriate for use with other commands.

### TABLE 2-6: COMMANDS FOR PROGRAMMING

Description	4-Bit Command
Core Instruction (Shift in16-bit instruction)	0000
Shift out TABLAT register	0010
Table Read	1000
Table Read, post-increment	1001
Table Read, post-decrement	1010
Table Read, pre-increment	1011
Table Write	1100
Table Write, post-increment by 2	1101
Table Write, start programming, post-increment by 2	1110
Table Write, start programming	1111

4-bit CommandData PayloadStep 1: Direct access to code memory and enable writes.00008E A600009C A600009C A6000084 A6000085FStep 2: Point to First row in code memory.	Core Instruction	
0000         8E A6         BSF         EECON1, EEPGD           0000         9C A6         BCF         EECON1, CFGS           0000         84 A6         BSF         EECON1, WREN		
00009C A6BCFEECON1, CFGS000084 A6BSFEECON1, WREN		
Step 2: Point to first row in code memory.		
0000         6A F8         CLRF         TBLPTRU           0000         6A F7         CLRF         TBLPTRH           0000         6A F6         CLRF         TBLPTRL		
Step 3: Enable erase and erase single row.		
0000         88 A6         BSF         EECON1, FREE           0000         82 A6         BSF         EECON1, WR           0000         00 00         NOP           0000         00 00         NOP	on the 4th clock of this instruction	
Step 4: Poll WR bit. Repeat until bit is clear.		
0000         50 A6         MOVF EECON1, W, 0           0000         6E F5         MOVWF TABLAT           0000         00 00         NOP           0010 <msb><lsb>         Shift out data<sup>(1)</sup></lsb></msb>		
Step 5: Hold PGC low for time P10.		
Step 6: Repeat step 3 with Address Pointer incremented by 64 until all rows are erased.		
Step 7: Disable writes.		
0000 94 A6 BCF EECON1, WREN		

TABLE 3-3: ERASE CODE MEMORY CODE SEQUENC
---

**Note 1:** See Figure 4-4 for details on shift out data timing.

### 3.2 Code Memory Programming

Programming code memory is accomplished by first loading data into the write buffer and then initiating a programming sequence. The write and erase buffer sizes shown in Table 3-4 can be mapped to any location of the same size beginning at 000000h. The actual memory write sequence takes the contents of this buffer and programs the proper amount of code memory that contains the Table Pointer.

The programming duration is externally timed and is controlled by PGC. After a Start Programming command is issued (4-bit command, '1111'), a NOP is issued, where the 4th PGC is held high for the duration of the programming time, P9.

After PGC is brought low, the programming sequence is terminated. PGC must be held low for the time specified by parameter P10 to allow high-voltage discharge of the memory array.

The code sequence to program a PIC18F2XK20/ 4XK20 device is shown in Table 3-5. The flowchart shown in Figure 3-4 depicts the logic necessary to completely write a PIC18F2XK20/4XK20 device. The timing diagram that details the Start Programming command and parameters P9 and P10 is shown in Figure 3-5.


Note: The TBLPTR register must point to the same region when initiating the programming sequence as it did when the write buffers were loaded.


Devices (Arranged by Family)	Write Buffer Size (bytes)	Erase Size (bytes)
PIC18F26K20, PIC18F46K20	64	64
PIC18F24K20, PIC18F25K20, PIC18F44K20, PIC18F45K20	32	64
PIC18F23K20, PIC18F43K20	16	64

4-bit Command	Data Payload	Core Instruction	
Step 1: Direct access to code memory.			
0000 0000 0000	8E A6 9C A6 84 A6	BSF EECON1, EEPGD BCF EECON1, CFGS BSF EECON1, WREN	
Step 2: Point to	row to write.		
0000 0000 0000 0000 0000 0000	0E <addr[21:16]> 6E F8 0E <addr[15:8]> 6E F7 0E <addr[7:0]> 6E F6</addr[7:0]></addr[15:8]></addr[21:16]>	MOVLW <addr[21:16]> MOVWF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL</addr[7:0]></addr[15:8]></addr[21:16]>	
Step 3: Load wr	Step 3: Load write buffer. Repeat for all but the last two bytes.		
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.	
Step 4: Load write buffer for last two bytes and start programming.			
1111 0000	<msb><lsb> 00 00</lsb></msb>	Write 2 bytes and start programming. NOP - hold PGC high for time P9 and low for time P10.	
To continue writing data, repeat steps 2 through 4, where the Address Pointer is incremented by 2 at each iteration o the loop.			

### TABLE 3-5: WRITE CODE MEMORY CODE SEQUENCE








### 3.3 Data EEPROM Programming


Data EEPROM is accessed one byte at a time via an Address Pointer (register pair EEADRH:EEADR) and a data latch (EEDATA). Data EEPROM is written by loading EEADRH:EEADR with the desired memory location, EEDATA with the data to be written and initiating a memory write by appropriately configuring the EECON1 register. A byte write automatically erases the location and writes the new data (erase-before-write).

When using the EECON1 register to perform a data EEPROM write, both the EEPGD and CFGS bits must be cleared (EECON1<7:6> = 00). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort and this must be done prior to initiating a write sequence. The write sequence is initiated by setting the WR bit (EECON1<1> = 1).

The write begins on the falling edge of the 24th PGC after the WR bit is set. It ends when the WR bit is cleared by hardware.

After the programming sequence terminates, PGC must be held low for the time specified by parameter P10 to allow high-voltage discharge of the memory array.





### FIGURE 3-7: DATA EEPROM WRITE TIMING DIAGRAM

4-bit Command	Data Payload	Core Instruction		
Step 1: Direct access to data EEPROM.				
0000	9E A6 9C A6	BCF EECON1, EEPGD BCF EECON1, CFGS		
Step 2: Set the data EEPROM Address Pointer.				
0000 0000 0000 0000	0E <addr> 6E A9 OE <addrh> 6E AA</addrh></addr>	MOVLW <addr> MOVWF EEADR MOVLW <addrh> MOVWF EEADRH</addrh></addr>		
Step 3: Load the	e data to be written.			
0000	0E <data> 6E A8</data>	MOVLW <data> MOVWF EEDATA</data>		
Step 4: Enable	Step 4: Enable memory writes.			
0000	84 A6	BSF EECON1, WREN		
Step 5: Initiate v	write.			
0000 0000 0000	82 A6 00 00 00 00	BSF EECON1, WR NOP NOP ;write starts on 4th clock of this instruction		
Step 6: Poll WR	bit, repeat until the bit is	clear.		
0000 0000 0000 0010	50 A6 6E F5 00 00 <msb><lsb></lsb></msb>	MOVF EECON1, W, 0 MOVWF TABLAT NOP Shift out data <sup>(1)</sup>		
Step 7: Hold PGC low for time P10.				
Step 8: Disable	Step 8: Disable writes.			
0000	94 A6	BCF EECON1, WREN		
Repeat steps 2 through 8 to write more data.				

### TABLE 3-7: PROGRAMMING DATA MEMORY

Note 1: See Figure 4-4 for details on shift out data timing.

### 3.4 ID Location Programming

The ID locations are programmed much like the code memory. The ID registers are mapped in addresses 200000h through 200007h. These locations read out normally even after code protection.

Note:	The user only needs to fill the first 8 bytes		
	of the write buffer in order to write the ID		
	locations.		

Table 3-8 demonstrates the code sequence required to write the ID locations.

In order to modify the ID locations, refer to the methodology described in **Section 3.2.1** "**Modifying Code Memory**". As with code memory, the ID locations must be erased before being modified.

When VDD is below the minimum for Bulk Erase operation, ID locations can be cleared with the Row Erase method described in **Section 3.1.3** "**ICSP Row Erase**".

4-bit Command	Data Payload	Core Instruction
Step 1: Direct ad	ccess to code memory.	
0000	8E A6	BSF EECON1, EEPGD
0000	9C A6	BCF EECON1, CFGS
0000	84 A6	BSF EECON1, WREN
Step 2: Set Table Pointer to ID. Load write buffer with 8 bytes and write.		
0000	0E 20	MOVLW 20h
0000	6E F8	MOVWF TBLPTRU
0000	0E 00	MOVLW 00h
0000	6E F7	MOVWF TBLPTRH
0000	0E 00	MOVLW 00h
0000	6E F6	MOVWF TBLPTRL
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.
1111	<msb><lsb></lsb></msb>	Write 2 bytes and start programming.
0000	00 00	NOP - hold PGC high for time P9 and low for time P10.

### TABLE 3-8: WRITE ID SEQUENCE

### 3.5 Boot Block Programming

The code sequence detailed in Table 3-5 should be used, except that the address used in "Step 2" will be in the range of 000000h to 0007FFh.

### 3.6 Configuration Bits Programming

Unlike code memory, the Configuration bits are programmed a byte at a time. The Table Write, Begin Programming 4-bit command ('1111') is used, but only 8 bits of the following 16-bit payload will be written. The LSB of the payload will be written to even addresses and the MSB will be written to odd addresses. The code sequence to program two consecutive configuration locations is shown in Table 3-9. See Figure 3-5 for the timing diagram.


Note: The address must be explicitly written for each byte programmed. The addresses can not be incremented in this mode.

### TABLE 3-9: SET ADDRESS POINTER TO CONFIGURATION LOCATION

4-bit Command	Data Payload	Core Instruction				
Step 1: Direct access to config memory.						
0000	8E A6	BSF EECON1, EEPGD				
0000	8C A6	BSF EECON1, CFGS				
0000	84 A6	BSF EECON1, WREN				
Step 2(1): Set Ta	ble Pointer for config by	e to be written. Write even/odd addresses.				
0000	0E 30	MOVLW 30h				
0000	6E F8	MOVWF TBLPTRU				
0000	0E 00	MOVLW 00h				
0000	6E F7	MOVWF TBLPRTH				
0000	0E 00	MOVLW 00h				
0000	6E F6	MOVWF TBLPTRL				
1111	<msb ignored=""><lsb></lsb></msb>	Load 2 bytes and start programming.				
0000	00 00	NOP - hold PGC high for time P9 and low for time P10.				
0000	0E 01	MOVLW 01h				
0000	6E F6	MOVWF TBLPTRL				
1111	<msb><lsb ignored=""></lsb></msb>	Load 2 bytes and start programming.				
0000	00 00	NOP - hold PGC high for time P9A and low for time P10.				

**Note 1:** Enabling the write protection of Configuration bits (WRTC = 0 in CONFIG6H) will prevent further writing of Configuration bits. Always write all the Configuration bits before enabling the write protection for Configuration bits.


### FIGURE 3-8: CONFIGURATION PROGRAMMING FLOW



#### 4.2 Verify Code Memory and ID Locations

The verify step involves reading back the code memory space and comparing it against the copy held in the programmer's buffer. Memory reads occur a single byte at a time, so two bytes must be read to compare against the word in the programmer's buffer. Refer to Section 4.1 "Read Code Memory, ID Locations and Configuration Bits" for implementation details of reading code memory.

The Table Pointer must be manually set to 200000h (base address of the ID locations) once the code memory has been verified. The post-increment feature of the table read 4-bit command can not be used to increment the Table Pointer beyond the code memory space. In a 64-Kbyte device, for example, a post-increment read of address FFFFh will wrap the Table Pointer back to 000000h, rather than point to unimplemented address 010000h.



### 5.0 CONFIGURATION WORD

The PIC18F2XK20/4XK20 devices have several Configuration Words. These bits can be set or cleared to select various device configurations. All other memory areas should be programmed and verified prior to setting Configuration Words. These bits may be read out normally, even after read or code protection. See Table 5-1 for a list of Configuration bits and device IDs and Table 5-3 for the Configuration bit descriptions.


### 5.1 User ID Locations

A user may store identification information (ID) in eight ID locations mapped in 200000h:200007h. It is recommended that the Most Significant nibble of each ID be Fh. In doing so, if the user code inadvertently tries to execute from the ID space, the ID data will execute as a NOP.

### 5.2 Device ID Word

The device ID word for the PIC18F2XK20/4XK20 devices is located at 3FFFFEh:3FFFFh. These bits may be used by the programmer to identify what device type is being programmed and read out normally, even after code or read protection. See Table 5-2 for a complete list of device ID values.





File Name		Bit 7	Bit 7 Bit 6 Bit 5		Bit 4	Bit 3	Bit 3 Bit 2		Bit 0	Default/ Unprogrammed Value	
300001h	CONFIG1H	IESO	FCMEN	_	—	FOSC3	FOSC2	FOSC1	FOSC0	00 0111	
300002h	CONFIG2L	_	_	_	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111	
300003h	CONFIG2H	_	_		WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111	
300005h	CONFIG3H	MCLRE	_	—	_	HFOFST	LPT1OSC	PBADEN	CCP2MX	1 1011	
300006h	CONFIG4L	DEBUG	XINST	_	_	_	LVP		STVREN	101-1	
300008h	CONFIG5L			_	_	CP3 <sup>(1)</sup>	CP2 <sup>(1)</sup>	CP1	CP0	1111	
300009h	CONFIG5H	CPD	CPB	—	_	—	—	—	_	11	
30000Ah	CONFIG6L		_	—	_	WRT3 <sup>(1)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0	1111	
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	—	—	—	_	111	
30000Ch	CONFIG7L		_	—	_	EBTR3 <sup>(1)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0	1111	
30000Dh	CONFIG7H	—	EBTRB	_			_	—		-1	
3FFFFEh	DEVID1 <sup>(2)</sup>	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	See Table 5-2	
3FFFFFh	DEVID2 <sup>(2)</sup>	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	See Table 5-2	

TABLE 5-1:CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: These bits are only implemented on specific devices. Refer to Section 2.3 "Memory Maps" to determine which bits apply based on available memory.

2: DEVID registers are read-only and cannot be programmed by the user.

TABLE 5-3:         PIC18F2XK20/4XK20 BIT DESCRIPTIONS							
Bit Name	Configuration Words	Description					
IESO	CONFIG1H	Internal External Switchover bit 1 = Internal External Switchover mode enabled 0 = Internal External Switchover mode disabled					
FCMEN	CONFIG1H	Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled					
		0 = Fail-Safe Clock Monitor disabled					
FOSC<3:0>	CONFIG1H	Oscillator Selection bits 11xx = External RC oscillator, CLKOUT function on RA6 101x = External RC oscillator, CLKOUT function on RA6 1001 = HFINTOSC, CLKOUT function on RA6, port function on RA7 1000 = HFINTOSC, port function on RA6, port function on RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (clock frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKOUT function on RA6 0011 = External RC oscillator, CLKOUT function on RA6 0011 = External RC oscillator, CLKOUT function on RA6 0010 = HS oscillator 0001 = XT oscillator 0000 = LP oscillator					
BORV<1:0>	CONFIG2L	Brown-out Reset Voltage bits 11 = VBOR set to 1.8V 10 = VBOR set to 2.2V 01 = VBOR set to 2.7V 00 = VBOR set to 3.0V					
BOREN<1:0>	CONFIG2L	<ul> <li>Brown-out Reset Enable bits</li> <li>11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)</li> <li>10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)</li> <li>01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)</li> <li>00 = Brown-out Reset disabled in hardware and software</li> </ul>					
PWRTEN	CONFIG2L	Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled					
WDPS<3:0>	CONFIG2H	Watchdog Timer Postscaler Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:2 0000 = 1:1					

### TABLE 5-3:PIC18F2XK20/4XK20 BIT DESCRIPTIONS

Bit Name	Configuration Words	Description
CP3	CONFIG5L	Code Protection bits (Block 3 code memory area)
		1 = Block 3 is not code-protected
		0 = Block 3 is code-protected
CP2	CONFIG5L	Code Protection bits (Block 2 code memory area)
		1 = Block 2 is not code-protected
0.54		0 = Block 2 is code-protected
CP1	CONFIG5L	Code Protection bits (Block 1 code memory area)
		<ul> <li>1 = Block 1 is not code-protected</li> <li>0 = Block 1 is code-protected</li> </ul>
CDO		
CP0	CONFIG5L	Code Protection bits (Block 0 code memory area)
		<ul> <li>1 = Block 0 is not code-protected</li> <li>0 = Block 0 is code-protected</li> </ul>
CPD	CONFIG5H	Code Protection bits (Data EEPROM)
	001110011	1 = Data EEPROM is not code-protected
		0 = Data EEPROM is code-protected
СРВ	CONFIG5H	Code Protection bits (Boot Block memory area)
		1 = Boot Block is not code-protected
		0 = Boot Block is code-protected
WRT3	CONFIG6L	Write Protection bits (Block 3 code memory area)
		1 = Block 3 is not write-protected
		0 = Block 3 is write-protected
WRT2	CONFIG6L	Write Protection bits (Block 2 code memory area)
		1 = Block 2 is not write-protected
		0 = Block 2 is write-protected
WRT1	CONFIG6L	Write Protection bits (Block 1 code memory area)
		1 = Block 1 is not write-protected
		0 = Block 1 is write-protected
WRT0	CONFIG6L	Write Protection bits (Block 0 code memory area)
		1 = Block 0 is not write-protected
MOTO		0 = Block 0 is write-protected
WRTD	CONFIG6H	Write Protection bit (Data EEPROM)
		<ul> <li>1 = Data EEPROM is not write-protected</li> <li>0 = Data EEPROM is write-protected</li> </ul>
WRTB	CONFIG6H	Write Protection bit (Boot Block memory area)
	CONFIGUR	1 = Boot Block is not write-protected
		0 = Boot Block is write-protected
WRTC	CONFIG6H	Write Protection bit (Configuration registers)
-		1 = Configuration registers are not write-protected
		0 = Configuration registers are write-protected

### TABLE 5-3: PIC18F2XK20/4XK20 BIT DESCRIPTIONS (CONTINUED)

### TABLE 5-4: CHECKSUM COMPUTATION (CONTINUED)

Device	Code- Protect	Checksum	Blank Value	0xAA at 0 and Max Address
PIC18FX5K20	None	SUM[0000:07FF]+SUM[0800:1FFF]+SUM[2000:3FFF]+ SUM[4000:5FFF]+SUM[6000:7FFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h)	8362h	82B8h
	Boot Block	SUM[0800:1FFF]+SUM[2000:3FFF]+SUM[4000:5FFF]+SUM[6000:7FFF ]+ (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID	8B35h	8AEAh
	Boot/ Block 0/ Block 1	SUM[4000:5FFF]+SUM[6000:7FFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h)+SUM_ID	C332h	C2E7h
	All (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID		0326h	0330h
SUN	NFIGx = 0 //[a:b] = 5	Description Configuration Word Sum of locations, a to b inclusive		

SUM\_ID = Byte-wise sum of lower four bits of all customer ID locations

+ = Addition

& = Bit-wise AND

Device	Code- Protect	Checksum	Blank Value	0xAA at 0 and Max Address	
	None	SUM[0000:07FF]+SUM[0800:3FFF]+SUM[4000:7FFF]+ SUM[8000:BFFF]+SUM[C000:FFFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h)	0362h	02B8h	
PIC18FX6K20	Boot Block	SUM[0800:3FFF]+SUM[4000:7FFF]+SUM[8000:BFFF]+SUM[C000:FFF F]+ (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID	0B2Dh	0AE2h	
	Boot/ Block 0/ Block 1	SUM[3000:BFFF]+SUM[C000:FFFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h)+SUM_ID	832Ah	82DFh	
	All	(CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID	031Eh	0328h	
C SI SI	CONFIGx = Configuration Word SUM[a:b] = Sum of locations, a to b inclusive SUM_ID = Byte-wise sum of lower four bits of all customer ID locations				
+					

& = Bit-wise AND

NOTES: