



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k20t-i-ss


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


#### FIGURE 2-1: 28-PIN SDIP, SSOP AND SOIC PIN DIAGRAMS









#### FIGURE 2-3: 40-PIN PDIP PIN DIAGRAMS



#### FIGURE 2-4: 44-PIN TQFP PIN DIAGRAMS








For PIC18FX4K20 devices, the code memory space extends from 000000h to 003FFFh (16 Kbytes) in two 8-Kbyte blocks. Addresses 000000h through 0007FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

## TABLE 2-3:IMPLEMENTATION OF CODE<br/>MEMORY

Device	Code Memory Size (Bytes)	
PIC18F24K20	000000h-003FFFh (16K)	
PIC18F44K20	00000011-003FFFI1 (10K)	



For PIC18FX5K20 devices, the code memory space extends from 000000h to 007FFFh (32 Kbytes) in four 8-Kbyte blocks. Addresses 000000h through 0007FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

### TABLE 2-4:IMPLEMENTATION OF CODE<br/>MEMORY

Device	Code Memory Size (Bytes)		
PIC18F25K20	000000h-007FFFh (32K)		
PIC18F45K20	00000011-007FFFI (32K)		





FIGURE 2-8: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX5K20 DEVICES

© 2009 Microchip Technology Inc.

For PIC18FX6K20 devices, the code memory space extends from 000000h to 00FFFFh (64 Kbytes) in four 16-Kbyte blocks. Addresses 000000h through 0007FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

## TABLE 2-5:IMPLEMENTATION OF CODE<br/>MEMORY

Device	Code Memory Size (Bytes)		
PIC18F26K20	000000h-00FFFFh (64K)		
PIC18F46K20	00000011-00FFFFI1 (84K)		






#### 2.4 High-Level Overview of the Programming Process

Figure 2-11 shows the high-level overview of the programming process. First, a Bulk Erase is performed. Next, the code memory, ID locations and data EEPROM are programmed. These memories are then verified to ensure that programming was successful. If no errors are detected, the Configuration bits are then programmed and verified.

#### FIGURE 2-11: HIGH-LEVEL PROGRAMMING FLOW




#### 2.5 Entering and Exiting High-Voltage ICSP Program/Verify Mode

As shown in Figure 2-12, the High-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low and then raising MCLR/VPP/RE3 to VIHH (high voltage). Once in this mode, the code memory, data EEPROM, ID locations and Configuration bits can be accessed and programmed in serial fashion. Figure 2-13 shows the exit sequence.


The sequence that enters the device into the Program/ Verify mode places all unused I/Os in the high-impedance state.

#### FIGURE 2-12: ENTERING HIGH-VOLTAGE PROGRAM/VERIFY MODE




### FIGURE 2-13:

#### EXITING HIGH-VOLTAGE PROGRAM/VERIFY MODE










TABLE 0 1.						
4-bit Command	Data Payload	Core Instruction				
Step 1: Direct access to data EEPROM.						
0000	9E A6 9C A6	BCF EECON1, EEPGD BCF EECON1, CFGS				
Step 2: Set the	data EEPROM Address I	Pointer.				
0000 0000 0000 0000	0E <addr> 6E A9 OE <addrh> 6E AA</addrh></addr>	MOVLW <addr> MOVWF EEADR MOVLW <addrh> MOVWF EEADRH</addrh></addr>				
Step 3: Load the	e data to be written.					
0000	0E <data> 6E A8</data>	MOVLW <data> MOVWF EEDATA</data>				
Step 4: Enable	memory writes.					
0000	84 A6	BSF EECON1, WREN				
Step 5: Initiate v	write.					
0000 0000 0000	82 A6 00 00 00 00	BSF EECON1, WR NOP NOP ;write starts on 4th clock of this instruction				
Step 6: Poll WR	bit, repeat until the bit is	clear.				
0000 0000 0000 0010	50 A6 6E F5 00 00 <msb><lsb></lsb></msb>	MOVF EECON1, W, 0 MOVWF TABLAT NOP Shift out data <sup>(1)</sup>				
Step 7: Hold PGC low for time P10.						
Step 8: Disable writes.						
0000	94 A6	BCF EECON1, WREN				
Repeat steps 2 through 8 to write more data.						

#### TABLE 3-7: PROGRAMMING DATA MEMORY

Note 1: See Figure 4-4 for details on shift out data timing.

#### 3.4 ID Location Programming

The ID locations are programmed much like the code memory. The ID registers are mapped in addresses 200000h through 200007h. These locations read out normally even after code protection.

Note:	The user only needs to fill the first 8 bytes
	of the write buffer in order to write the ID
	locations.

Table 3-8 demonstrates the code sequence required to write the ID locations.

In order to modify the ID locations, refer to the methodology described in **Section 3.2.1** "**Modifying Code Memory**". As with code memory, the ID locations must be erased before being modified.

When VDD is below the minimum for Bulk Erase operation, ID locations can be cleared with the Row Erase method described in **Section 3.1.3** "**ICSP Row Erase**".

4-bit Command	Data Payload	Core Instruction				
Step 1: Direct ad	ccess to code memory.					
0000	8E A6	BSF EECON1, EEPGD				
0000	9C A6	BCF EECON1, CFGS				
0000	84 A6	BSF EECON1, WREN				
Step 2: Set Tabl	e Pointer to ID. Load writ	te buffer with 8 bytes and write.				
0000	0E 20	MOVLW 20h				
0000	6E F8	MOVWF TBLPTRU				
0000	0E 00	MOVLW 00h				
0000	6E F7	MOVWF TBLPTRH				
0000	0E 00	MOVLW 00h				
0000	6E F6	MOVWF TBLPTRL				
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.				
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.				
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.				
1111	<msb><lsb></lsb></msb>	Write 2 bytes and start programming.				
0000	00 00	NOP - hold PGC high for time P9 and low for time P10.				

#### TABLE 3-8: WRITE ID SEQUENCE

#### 3.5 Boot Block Programming

The code sequence detailed in Table 3-5 should be used, except that the address used in "Step 2" will be in the range of 000000h to 0007FFh.

#### 3.6 Configuration Bits Programming

Unlike code memory, the Configuration bits are programmed a byte at a time. The Table Write, Begin Programming 4-bit command ('1111') is used, but only 8 bits of the following 16-bit payload will be written. The LSB of the payload will be written to even addresses and the MSB will be written to odd addresses. The code sequence to program two consecutive configuration locations is shown in Table 3-9. See Figure 3-5 for the timing diagram.


Note: The address must be explicitly written for each byte programmed. The addresses can not be incremented in this mode.

#### TABLE 3-9: SET ADDRESS POINTER TO CONFIGURATION LOCATION

4-bit Command	Data Payload	Core Instruction				
Step 1: Direct a	ccess to config memory.					
0000	8E A6	BSF EECON1, EEPGD				
0000	8C A6	BSF EECON1, CFGS				
0000	84 A6	BSF EECON1, WREN				
Step 2(1): Set Ta	ble Pointer for config by	e to be written. Write even/odd addresses.				
0000	0E 30	MOVLW 30h				
0000	6E F8	MOVWF TBLPTRU				
0000	0E 00	MOVLW 00h				
0000	6E F7	MOVWF TBLPRTH				
0000	0E 00	MOVLW 00h				
0000	6E F6	MOVWF TBLPTRL				
1111	<msb ignored=""><lsb></lsb></msb>	Load 2 bytes and start programming.				
0000	00 00	NOP - hold PGC high for time P9 and low for time P10.				
0000	0E 01	MOVLW 01h				
0000	6E F6	MOVWF TBLPTRL				
1111	<msb><lsb ignored=""></lsb></msb>	Load 2 bytes and start programming.				
0000	00 00	NOP - hold PGC high for time P9A and low for time P10.				

**Note 1:** Enabling the write protection of Configuration bits (WRTC = 0 in CONFIG6H) will prevent further writing of Configuration bits. Always write all the Configuration bits before enabling the write protection for Configuration bits.

#### FIGURE 3-8: CONFIGURATION PROGRAMMING FLOW



#### 4.3 Verify Configuration Bits

A configuration address may be read and output on PGD via the 4-bit command, '1001'. Configuration data is read and written in a byte-wise fashion, so it is not necessary to merge two bytes into a word prior to a compare. The result may then be immediately compared to the appropriate configuration data in the programmer's memory for verification. Refer to **Section 4.1 "Read Code Memory, ID Locations and Configuration Bits"** for implementation details of reading configuration data.

#### 4.4 Read Data EEPROM Memory

Data EEPROM is accessed one byte at a time via an Address Pointer (register pair EEADRH:EEADR) and a data latch (EEDATA). Data EEPROM is read by loading EEADRH:EEADR with the desired memory location and initiating a memory read by appropriately configuring the EECON1 register. The data will be loaded into EEDATA, where it may be serially output on PGD via the 4-bit command, '0010' (Shift Out Data Holding register). A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see Figure 4-4).


The command sequence to read a single byte of data is shown in Table 4-2.


4-bit Command	Data Payload	Core Instruction
Step 1: Direct acc	ess to data EEPROM.	
0000	9E A6 9C A6	BCF EECON1, EEPGD BCF EECON1, CFGS
Step 2: Set the da	ata EEPROM Address Point	er.
0000 0000 0000 0000	0E <addr> 6E A9 OE <addrh> 6E AA</addrh></addr>	MOVLW <addr> MOVWF EEADR MOVLW <addrh> MOVWF EEADRH</addrh></addr>
Step 3: Initiate a r	memory read.	
0000	80 A6	BSF EECON1, RD
Step 4: Load data	into the Serial Data Holding	g register.
0000 0000 0000 0010	50 A8 6E F5 00 00 <msb><lsb></lsb></msb>	MOVF EEDATA, W, O MOVWF TABLAT NOP Shift Out Data <sup>(1)</sup>


#### TABLE 4-2: READ DATA EEPROM MEMORY

**Note 1:** The <LSB> is undefined. The <MSB> is the data.

#### FIGURE 4-3: READ DATA EEPROM FLOW







### 4.5 Verify Data EEPROM

A data EEPROM address may be read via a sequence of core instructions (4-bit command, '0000') and then output on PGD via the 4-bit command, '0010' (TABLAT register). The result may then be immediately compared to the appropriate data in the programmer's memory for verification. Refer to **Section 4.4 "Read Data EEPROM Memory"** for implementation details of reading data EEPROM.


#### 4.6 Blank Check

The term "Blank Check" means to verify that the device has no programmed memory cells. All memories must be verified: code memory, data EEPROM, ID locations and Configuration bits. The device ID registers (3FFFFEh:3FFFFFh) should be ignored.

A "blank" or "erased" memory cell will read as a '1'. Therefore, Blank Checking a device merely means to verify that all bytes read as FFh except the Configuration bits. Unused (reserved) Configuration bits will read '0' (programmed). Refer to Table 5-1 for blank configuration expect data for the various PIC18F2XK20/ 4XK20 devices.

Given that Blank Checking is merely code and data EEPROM verification with FFh expect data, refer to Section 4.4 "Read Data EEPROM Memory" and Section 4.2 "Verify Code Memory and ID Locations" for implementation details.





### 5.0 CONFIGURATION WORD

The PIC18F2XK20/4XK20 devices have several Configuration Words. These bits can be set or cleared to select various device configurations. All other memory areas should be programmed and verified prior to setting Configuration Words. These bits may be read out normally, even after read or code protection. See Table 5-1 for a list of Configuration bits and device IDs and Table 5-3 for the Configuration bit descriptions.


#### 5.1 User ID Locations

A user may store identification information (ID) in eight ID locations mapped in 200000h:200007h. It is recommended that the Most Significant nibble of each ID be Fh. In doing so, if the user code inadvertently tries to execute from the ID space, the ID data will execute as a NOP.

#### 5.2 Device ID Word

The device ID word for the PIC18F2XK20/4XK20 devices is located at 3FFFFEh:3FFFFh. These bits may be used by the programmer to identify what device type is being programmed and read out normally, even after code or read protection. See Table 5-2 for a complete list of device ID values.





File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN	_	—	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L	_	_	_	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H			-	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	_	—	_	HFOFST	LPT1OSC	PBADEN	CCP2MX	1 1011
300006h	CONFIG4L	DEBUG	XINST	_	_		LVP	_	STVREN	101-1
300008h	CONFIG5L			-	_	CP3 <sup>(1)</sup>	CP2 <sup>(1)</sup>	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	—	_	-	_	—	_	11
30000Ah	CONFIG6L		_	—	_	WRT3 <sup>(1)</sup>	WRT2 <sup>(1)</sup>	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	-	_	—	_	111
30000Ch	CONFIG7L		_	—	_	EBTR3 <sup>(1)</sup>	EBTR2 <sup>(1)</sup>	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_		—	-1
3FFFFEh	DEVID1 <sup>(2)</sup>	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	See Table 5-2
3FFFFFh	DEVID2 <sup>(2)</sup>	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	See Table 5-2

TABLE 5-1:CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: These bits are only implemented on specific devices. Refer to Section 2.3 "Memory Maps" to determine which bits apply based on available memory.

2: DEVID registers are read-only and cannot be programmed by the user.

TABLE 5-3:							
Bit Name	Configuration Words	Description					
IESO	CONFIG1H	Internal External Switchover bit 1 = Internal External Switchover mode enabled 0 = Internal External Switchover mode disabled					
FCMEN	CONFIG1H	Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled					
		0 = Fail-Safe Clock Monitor disabled					
FOSC<3:0>	CONFIG1H	Oscillator Selection bits 11xx = External RC oscillator, CLKOUT function on RA6 101x = External RC oscillator, CLKOUT function on RA6 1001 = HFINTOSC, CLKOUT function on RA6, port function on RA7 1000 = HFINTOSC, port function on RA6, port function on RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (clock frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKOUT function on RA6 0011 = External RC oscillator, CLKOUT function on RA6 0011 = External RC oscillator, CLKOUT function on RA6 0010 = HS oscillator 0001 = XT oscillator 0000 = LP oscillator					
BORV<1:0>	CONFIG2L	Brown-out Reset Voltage bits 11 = VBOR set to 1.8V 10 = VBOR set to 2.2V 01 = VBOR set to 2.7V 00 = VBOR set to 3.0V					
BOREN<1:0>	CONFIG2L	<ul> <li>Brown-out Reset Enable bits</li> <li>11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)</li> <li>10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)</li> <li>01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)</li> <li>00 = Brown-out Reset disabled in hardware and software</li> </ul>					
PWRTEN	CONFIG2L	Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled					
WDPS<3:0>	CONFIG2H	Watchdog Timer Postscaler Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:2 0001 = 1:2 0000 = 1:1					

#### TABLE 5-3:PIC18F2XK20/4XK20 BIT DESCRIPTIONS

#### 5.3 Single-Supply ICSP Programming

The LVP bit in Configuration register, CONFIG4L, enables Single-Supply (Low-Voltage) ICSP Programming. The LVP bit defaults to a '1' (enabled) from the factory.

If Single-Supply Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed by entering the High-Voltage ICSP mode, where MCLR/VPP/RE3 is raised to VIHH. Once the LVP bit is programmed to a '0', only the High-Voltage ICSP mode is available and only the High-Voltage ICSP mode can be used to program the device.

- Note 1: The High-Voltage ICSP mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR/ VPP/RE3 pin.
  - 2: While in Low-Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O.

#### 5.4 Embedding Configuration Word Information in the HEX File

To allow portability of code, a PIC18F2XK20/4XK20 programmer is required to read the Configuration Word locations from the hex file. If Configuration Word information is not present in the hex file, then a simple warning message should be issued. Similarly, while saving a hex file, all Configuration Word information must be included. An option to not include the Configuration Word information may be provided. When embedding Configuration Word information in the hex file, it should start at address 300000h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

#### 5.5 Embedding Data EEPROM Information In the HEX File

To allow portability of code, a PIC18F2XK20/4XK20 programmer is required to read the data EEPROM information from the hex file. If data EEPROM information is not present, a simple warning message should be issued. Similarly, when saving a hex file, all data EEPROM information must be included. An option to not include the data EEPROM information may be provided. When embedding data EEPROM information in the hex file, it should start at address F00000h.

Microchip Technology Inc. believes that this feature is important for the benefit of the end customer.

#### 5.6 Checksum Computation

The checksum is calculated by summing the following:

- The contents of all code memory locations
- The Configuration Word, appropriately masked
- ID locations (Only if any portion of program memory is code-protected)

The Least Significant 16 bits of this sum are the checksum.

Code protection limits access to program memory by both external programmer (code-protect) and code execution (table read protect). The ID locations, when included in a code protected checksum, contain the checksum of an unprotected part. The unprotected checksum is distributed: one nibble per ID location. Each nibble is right justified.

Table 5-4 describes how to calculate the checksum for each device.

**Note:** The checksum calculation differs depending on the code-protect setting. Since the code memory locations read out differently depending on the code-protect setting, the table describes how to manipulate the actual code memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire code memory can simply be read and summed. The Configuration Word and ID locations can always be read.

Device	Code- Protect	Checksum	Blank Value	0xAA at 0 and Max Address
	None	SUM[0000:07FF]+SUM[0800:3FFF]+SUM[4000:7FFF]+ SUM[8000:BFFF]+SUM[C000:FFFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h)	0362h	02B8h
PIC18FX6K2	Boot Block	SUM[0800:3FFF]+SUM[4000:7FFF]+SUM[8000:BFFF]+SUM[C000:FFF F]+ (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID	0B2Dh	0AE2h
	Boot/ Block 0/ Block 1	SUM[3000:BFFF]+SUM[C000:FFFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h)+SUM_ID	832Ah	82DFh
	All	(CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID	031Eh	0328h
C SI SI	ONFIGx = UM[a:b] = UM_ID =	Description Configuration Word Sum of locations, a to b inclusive Byte-wise sum of lower four bits of all customer ID locations	<u>.</u>	
+				

& = Bit-wise AND

### 6.0 AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/ VERIFY TEST MODE

Derem		erature: 25°C is recommended				
Param No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
D110	Vінн	High-Voltage Programming Voltage on MCLR/Vpp/RE3	Vdd + 4.5	9	V	
D110A	VIHL	Low-Voltage Programming Voltage on MCLR/VPP/RE3	1.80	3.60	V	
D111	Vdd	Supply Voltage During Programming	1.80	3.60	V	Row Erase/Write
			2.7	3.60	V	Bulk Erase operations
D112	IPP	Programming Current on MCLR/VPP/RE3	_	300	μΑ	
D113	IDDP	Supply Current During Programming	_	10	mA	
D031	VIL	Input Low Voltage	Vss	0.2 Vdd	V	
D041	Vih	Input High Voltage	0.8 Vdd	Vdd	V	
D080	Vol	Output Low Voltage	—	0.6	V	IOL = X.X mA @ 2.7V
D090	Vон	Output High Voltage	Vdd - 0.7	_	V	IOH = -Y.Y mA @ 2.7V
D012	Сю	Capacitive Loading on I/O pin (PGD)	—	50	pF	To meet AC specifications
		I				
P1	Tr	MCLR/VPP/RE3 Rise Time to enter Program/Verify mode	_	1.0	μS	(Note 1)
P2	TPGC	Serial Clock (PGC) Period	100	—	ns	VDD = 3.6V
			1		μS	VDD = 1.8V
P2A	TPGCL	Serial Clock (PGC) Low Time	40		ns	VDD = 3.6V
			400	—	ns	VDD = 1.8V
P2B	TPGCH	Serial Clock (PGC) High Time	40	—	ns	VDD = 3.6V
			400	—	ns	VDD = 1.8V
P3	TSET1	Input Data Setup Time to Serial Clock $\downarrow$	15	—	ns	
P4	THLD1	Input Data Hold Time from PGC $\downarrow$	15	—	ns	
P5	TDLY1	Delay between 4-bit Command and Command Operand	40	_	ns	
P5A	TDLY1A	Delay between 4-bit Command Operand and next 4-bit Command	40	—	ns	
P6	TDLY2	Delay between Last PGC $\downarrow$ of Command Byte to First PGC $\uparrow$ of Read of Data Word	20	—	ns	
P9	TDLY5	PGC High Time (minimum programming time)	1	—	ms	Externally Timed
P9A	TDLY5A	PGC High Time	5		ms	Configuration Word programming time
P10	Tdly6	PGC Low Time after Programming (high-voltage discharge time)	200	—	μS	
P11	Tdly7	Delay to allow Self-Timed Data Write or Bulk Erase to occur	5	—	ms	
P11A	TDRWT	Data Write Polling Time	4	_	ms	

**Note 1:** Do not allow excess time when transitioning MCLR between VIL and VIHH; this can cause spurious program executions to occur. The maximum transition time is:

1 TCY + TPWRT (if enabled) + 1024 Tosc (for LP, HS, HS/PLL and XT modes only) + 2 ms (for HS/PLL mode only) + 1.5 μs (for EC mode only) where TCY is the instruction cycle time, TPWRT is the Power-up Timer period and Tosc is the oscillator period. For specific values, refer to the Electrical Characteristics section of the device data sheet for the particular device.

### 6.0 AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/ VERIFY TEST MODE (CONTINUED)

Standard Operating Conditions Operating Temperature: 25°C is recommended									
Param No.	Sym.	Characteristic	Min.	Max.	Units	Conditions			
P12	THLD2	Input Data Hold Time from MCLR/VPP/RE3 ↑	2	—	μS				
P13	TSET2	VDD ↑ Setup Time to MCLR/VPP/RE3 ↑	100	—	ns				
P14	TVALID	Data Out Valid from PGC $\uparrow$	10	—	ns				
P15	TSET3	PGM <sup>↑</sup> Setup Time to MCLR/VPP/RE3 <sup>↑</sup>	2	—	μS				
P16	TDLY8	Delay between Last PGC $\downarrow$ and $\overline{MCLR}/VPP/RE3\downarrow$	0	—	S				
P17	Thld3	MCLR/VPP/RE3 ↓ to VDD ↓	—	100	ns				
P18	THLD4	MCLR/VPP/RE3 ↓ to PGM ↓	0	_	S				
P19	Thiz	Delay from PGC ↑ to PGD High-Z	3	10	nS				
P20	TPPDP	Hold time after VPP changes	5	_	μS				

**Note 1:** Do not allow excess time when transitioning MCLR between VIL and VIHH; this can cause spurious program executions to occur. The maximum transition time is:

1 TCY + TPWRT (if enabled) + 1024 Tosc (for LP, HS, HS/PLL and XT modes only) + 2 ms (for HS/PLL mode only) + 1.5 μs (for EC mode only) where TCY is the instruction cycle time, TPWRT is the Power-up Timer period and Tosc is the oscillator period. For specific values, refer to the Electrical Characteristics section of the device data sheet for the particular device.

NOTES: