



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 64MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 64KB (32K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 3.8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 14x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k20-i-pt |

FIGURE 2-1: 28-PIN SDIP, SSOP AND SOIC PIN DIAGRAMS





FIGURE 2-2: 28-PIN QFN PIN DIAGRAMS




2.3 Memory Maps

For the PIC18FX3K20 devices, the code memory space extends from 0000h to 01FFFh (8 Kbytes) in two 4-Kbyte blocks. Addresses 0000h through 01FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

TABLE 2-2: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) | |
|-------------|--------------------------|--|
| PIC18F23K20 | 000000h 001EEEh (9K) | |
| PIC18F43K20 | - 000000h-001FFFh (8K) | |

FIGURE 2-6: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX3K20 DEVICES




For PIC18FX5K20 devices, the code memory space extends from 000000h to 007FFFh (32 Kbytes) in four 8-Kbyte blocks. Addresses 000000h through 0007FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

TABLE 2-4: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) |
|-------------|--------------------------|
| PIC18F25K20 | 000000h-007FFFh (32K) |
| PIC18F45K20 | 00000011-007FFF11 (32K) |






For PIC18FX6K20 devices, the code memory space extends from 000000h to 00FFFFh (64 Kbytes) in four 16-Kbyte blocks. Addresses 000000h through 0007FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

TABLE 2-5: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) |
|-------------|--------------------------|
| PIC18F26K20 | 000000h-00FFFFh (64K) |
| PIC18F46K20 | |


FIGURE 2-9: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX6K20 DEVICES



2.4 High-Level Overview of the Programming Process

Figure 2-11 shows the high-level overview of the programming process. First, a Bulk Erase is performed. Next, the code memory, ID locations and data EEPROM are programmed. These memories are then verified to ensure that programming was successful. If no errors are detected, the Configuration bits are then programmed and verified.

FIGURE 2-11: HIGH-LEVEL PROGRAMMING FLOW



2.5 Entering and Exiting High-Voltage ICSP Program/Verify Mode

As shown in Figure 2-12, the High-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low and then raising MCLR/VPP/RE3 to VIHH (high voltage). Once in this mode, the code memory, data EEPROM, ID locations and Configuration bits can be accessed and programmed in serial fashion. Figure 2-13 shows the exit sequence.

The sequence that enters the device into the Program/ Verify mode places all unused I/Os in the high-impedance state.

FIGURE 2-12: ENTERING HIGH-VOLTAGE PROGRAM/VERIFY MODE





FIGURE 2-13: EXITING HIGH-VOLTAGE PROGRAM/VERIFY MODE



2.6 Entering and Exiting Low-Voltage ICSP Program/Verify Mode

When the LVP Configuration bit is '1' (see **Section 5.3** "**Single-Supply ICSP Programming**"), the Low-Voltage ICSP mode is enabled. As shown in Figure 2-14, Low-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low, placing a logic high on PGM and then raising MCLR/VPP/RE3 to VIH. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. Figure 2-15 shows the exit sequence.

The sequence that enters the device into the Program/ Verify mode places all unused I/Os in the high-impedance state.

FIGURE 2-14: ENTERING LOW-VOLTAGE PROGRAM/VERIFY MODE





FIGURE 2-15: EXITING LOW-VOLTAGE PROGRAM/VERIFY MODE



2.7 Serial Program/Verify Operation

The PGC pin is used as a clock input pin and the PGD pin is used for entering command bits and data input/output during serial operation. Commands and data are transmitted on the rising edge of PGC, latched on the falling edge of PGC and are Least Significant bit (LSb) first.

2.7.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, PGC is cycled four times. The commands needed for programming and verification are shown in Table 2-6.

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in Table 2-7. The 4-bit command is shown Most Significant bit (MSb) first. The command operand, or "Data Payload", is shown <MSB><LSB>. Figure 2-16 demonstrates how to serially present a 20-bit command/operand to the device.

2.7.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to set up registers as appropriate for use with other commands.

TABLE 2-6: COMMANDS FOR PROGRAMMING

| Description | 4-Bit Command |
|---|------------------|
| Core Instruction (Shift in16-bit instruction) | 0000 |
| Shift out TABLAT register | 0010 |
| Table Read | 1000 |
| Table Read, post-increment | 1001 |
| Table Read, post-decrement | 1010 |
| Table Read, pre-increment | 1011 |
| Table Write | 1100 |
| Table Write, post-increment by 2 | 1101 |
| Table Write, start programming, post-increment by 2 | 1110 |
| Table Write, start programming | 1111 |

TABLE 3-3: ERASE CODE MEMORY CODE SEQUENCE

| 4-bit Command | Data Payload | Core Instruction | |
|------------------------------|---|---|--|
| Step 1: Direct ad | ccess to code memor | y and enable writes. | |
| 0000 0000 0000 | 8E A6 9C A6 84 A6 | BSF EECON1, EEPGD BCF EECON1, CFGS BSF EECON1, WREN | |
| 0000 0000 0000 | first row in code men 6A F8 6A F7 6A F6 | CLRF TBLPTRU CLRF TBLPTRH CLRF TBLPTRL | |
| Step 3: Enable 6 | erase and erase sing | e row. | |
| 0000 0000 0000 0000 | 88 A6 82 A6 00 00 00 00 | BSF EECON1, FREE BSF EECON1, WR NOP NOP Erase starts on the 4th clock of this instruction | |
| Step 4: Poll WR | bit. Repeat until bit is | s clear. | |
| 0000 0000 0000 0010 | 50 A6 6E F5 00 00 <msb><lsb></lsb></msb> | MOVF EECON1, W, 0 MOVWF TABLAT NOP Shift out data(1) | |
| Step 5: Hold PG | Step 5: Hold PGC low for time P10. | | |
| Step 6: Repeat | Step 6: Repeat step 3 with Address Pointer incremented by 64 until all rows are erased. | | |
| Step 7: Disable | writes. | | |
| 0000 | 94 A6 | BCF EECON1, WREN | |

Note 1: See Figure 4-4 for details on shift out data timing.




FIGURE 3-4: PROGRAM CODE MEMORY FLOW





FIGURE 3-5: TABLE WRITE AND START PROGRAMMING INSTRUCTION TIMING DIAGRAM (1111)



3.2.1 MODIFYING CODE MEMORY

The previous programming example assumed that the device has been Bulk Erased prior to programming (see **Section 3.1.1** "**High-Voltage ICSP Bulk Erase**"). It may be the case, however, that the user wishes to modify only a section of an already programmed device.

The appropriate number of bytes required for the erase buffer must be read out of code memory (as described in **Section 4.2 "Verify Code Memory and ID Locations"**) and buffered. Modifications can be made on this buffer. Then, the block of code memory that was read out must be erased and rewritten with the modified data.

The WREN bit must be set if the WR bit in EECON1 is used to initiate a write sequence.

TABLE 3-6: MODIFYING CODE MEMORY

| ABLE 3-6: MODIFYING CODE MEMORY | | |
|---------------------------------|---------------------------------|--|
| 4-bit Command | Data Payload | Core Instruction |
| Step 1: Direct acc | cess to code memory. | |
| 0000 | 8E A6 | BSF EECON1, EEPGD |
| 0000 | 9C A6 | BCF EECON1, CFGS |
| Step 2: Read cod | e memory into buffer (Section | on 4.1 "Read Code Memory, ID Locations and Configuration Bits"). |
| Step 3: Set the Ta | able Pointer for the block to I | be erased. |
| 0000 | 0E <addr[21:16]></addr[21:16]> | MOVLW <addr[21:16]></addr[21:16]> |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E <addr[8:15]></addr[8:15]> | MOVLW <addr[8:15]></addr[8:15]> |
| 0000 | 6E F7 | MOVWF TBLPTRH |
| 0000 | 0E <addr[7:0]></addr[7:0]> | MOVLW <addr[7:0]></addr[7:0]> |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| Step 4: Enable m | emory writes and setup an e | prase. |
| 0000 | 84 A6 | BSF EECON1, WREN |
| 0000 | 88 A6 | BSF EECON1, FREE |
| Step 5: Initiate era | ase. | |
| 0000 | 88 A6 | BSF EECON1, FREE |
| 0000 | 82 A6 | BSF EECON1, WR |
| 0000 | 00 00 | NOP |
| 0000 | 00 00 | NOP Erase starts on the 4th clock of this instruction |
| Step 6: Poll WR b | oit. Repeat until bit is clear. | |
| 0000 | 50 A6 | MOVF EECON1, W, 0 |
| 0000 | 6E F5 | MOVWF TABLAT |
| 0000 | 00 00 | NOP |
| 0000 | <msb><lsb></lsb></msb> | Shift out data ⁽¹⁾ |
| Step 7: Load write | e buffer. The correct bytes w | rill be selected based on the Table Pointer. |
| 0000 | 0E <addr[21:16]></addr[21:16]> | MOVLW <addr[21:16]></addr[21:16]> |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E <addr[8:15]></addr[8:15]> | MOVLW <addr[8:15]></addr[8:15]> |
| 0000 | 6E F7 | MOVWF TBLPTRH |
| 0000 | 0E <addr[7:0]></addr[7:0]> | MOVLW <addr[7:0]></addr[7:0]> |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1101 | <msb><lsb></lsb></msb> | Write 2 bytes and post-increment address by 2. |
| • | • | |
| • | • | Repeat as many times as necessary to fill the write buffer |
| • | • | Write 2 bytes and start programming. |
| 1111 | <msb><lsb></lsb></msb> | NOP - hold PGC high for time P9 and low for time P10. |
| 0000 | 00 00 | |
| To continue modif | fying data, reneat Stens 2 thi | rough 6, where the Address Pointer is incremented by the appropriate number of bytes |

To continue modifying data, repeat Steps 2 through 6, where the Address Pointer is incremented by the appropriate number of bytes (see Table 3-4) at each iteration of the loop. The write cycle must be repeated enough times to completely rewrite the contents of the erase buffer.

| 0.000 00 | 7.000 04.1011 | | |
|-------------------------|---------------|-----|--------------|
| Step 8: Disable writes. | | | |
| 0000 | 94 A6 | BCF | EECON1, WREN |


3.3 Data EEPROM Programming

Data EEPROM is accessed one byte at a time via an Address Pointer (register pair EEADRH:EEADR) and a data latch (EEDATA). Data EEPROM is written by loading EEADRH:EEADR with the desired memory location, EEDATA with the data to be written and initiating a memory write by appropriately configuring the EECON1 register. A byte write automatically erases the location and writes the new data (erase-before-write).

When using the EECON1 register to perform a data EEPROM write, both the EEPGD and CFGS bits must be cleared (EECON1<7:6> = 00). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort and this must be done prior to initiating a write sequence. The write sequence is initiated by setting the WR bit (EECON1<1> = 1).

The write begins on the falling edge of the 24th PGC after the WR bit is set. It ends when the WR bit is cleared by hardware.

After the programming sequence terminates, PGC must be held low for the time specified by parameter P10 to allow high-voltage discharge of the memory array.






TABLE 3-7: PROGRAMMING DATA MEMORY

| 4-bit Command | Data Payload | Core Instruction | |
|--|---|--|--|
| Step 1: Direct access to data EEPROM. | | | |
| 0000 | 9E A6 9C A6 | BCF EECON1, EEPGD BCF EECON1, CFGS | |
| Step 2: Set the | data EEPROM Address F | Pointer. | |
| 0000 0000 0000 0000 | 0E <addr> 6E A9 OE <addrh> 6E AA</addrh></addr> | MOVLW <addr> MOVWF EEADR MOVLW <addrh> MOVWF EEADRH</addrh></addr> | |
| Step 3: Load the | e data to be written. | | |
| 0000 | 0E <data> 6E A8</data> | MOVLW <data> MOVWF EEDATA</data> | |
| Step 4: Enable r | memory writes. | | |
| 0000 | 84 A6 | BSF EECON1, WREN | |
| Step 5: Initiate v | vrite. | | |
| 0000 82 A6 BSF EECON1, WR 0000 00 00 NOP 0000 00 00 NOP; write starts on 4th close | | | |
| Step 6: Poll WR | bit, repeat until the bit is | clear. | |
| 0000 0000 0000 0010 | 0000 6E F5 MOVWF TABLAT 0000 NOP | | |
| Step 7: Hold PG | Step 7: Hold PGC low for time P10. | | |
| Step 8: Disable | writes. | | |
| 0000 | 94 A6 | BCF EECON1, WREN | |
| Repeat steps 2 | through 8 to write more of | data. | |

Note 1: See Figure 4-4 for details on shift out data timing.

3.4 ID Location Programming

The ID locations are programmed much like the code memory. The ID registers are mapped in addresses 200000h through 200007h. These locations read out normally even after code protection.

Note: The user only needs to fill the first 8 bytes of the write buffer in order to write the ID locations.

Table 3-8 demonstrates the code sequence required to write the ID locations.

In order to modify the ID locations, refer to the methodology described in **Section 3.2.1 "Modifying Code Memory"**. As with code memory, the ID locations must be erased before being modified.

When VDD is below the minimum for Bulk Erase operation, ID locations can be cleared with the Row Erase method described in **Section 3.1.3** "ICSP Row Erase".

TABLE 3-8: WRITE ID SEQUENCE

| 4-bit Command | Data Payload | Core Instruction | |
|-------------------|----------------------------|---|--|
| Step 1: Direct ad | ccess to code memory. | | |
| 0000 | 8E A6 | BSF EECON1, EEPGD | |
| 0000 | 9C A6 | BCF EECON1, CFGS | |
| 0000 | 84 A6 | BSF EECON1, WREN | |
| Step 2: Set Tabl | e Pointer to ID. Load writ | te buffer with 8 bytes and write. | |
| 0000 | 0E 20 | MOVLW 20h | |
| 0000 | 6E F8 | MOVWF TBLPTRU | |
| 0000 | 0E 00 | MOVLW 00h | |
| 0000 | 6E F7 | MOVWF TBLPTRH | |
| 0000 | 0E 00 | MOVLW 00h | |
| 0000 | 6E F6 | MOVWF TBLPTRL | |
| 1101 | <msb><lsb></lsb></msb> | Write 2 bytes and post-increment address by 2. | |
| 1101 | <msb><lsb></lsb></msb> | Write 2 bytes and post-increment address by 2. | |
| 1101 | <msb><lsb></lsb></msb> | Write 2 bytes and post-increment address by 2. | |
| 1111 | <msb><lsb></lsb></msb> | Write 2 bytes and start programming. | |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. | |

3.5 Boot Block Programming

The code sequence detailed in Table 3-5 should be used, except that the address used in "Step 2" will be in the range of 000000h to 0007FFh.

3.6 Configuration Bits Programming

Unlike code memory, the Configuration bits are programmed a byte at a time. The Table Write, Begin Programming 4-bit command ('1111') is used, but only 8 bits of the following 16-bit payload will be written. The LSB of the payload will be written to even addresses and the MSB will be written to odd addresses. The code sequence to program two consecutive configuration locations is shown in Table 3-9. See Figure 3-5 for the timing diagram.


Note: The address must be explicitly written for each byte programmed. The addresses can not be incremented in this mode.

TABLE 3-9: SET ADDRESS POINTER TO CONFIGURATION LOCATION

| IADLE 3-3. | SET ADDRESS FOINTER TO CONFIGURATION LOCATION | |
|--------------------------------|---|--|
| 4-bit Command | Data Payload | Core Instruction |
| Step 1: Direct a | ccess to config memory. | |
| 0000 | 8E A6 | BSF EECON1, EEPGD |
| 0000 | 8C A6 | BSF EECON1, CFGS |
| 0000 | 84 A6 | BSF EECON1, WREN |
| Step 2 ⁽¹⁾ : Set Ta | able Pointer for config by | te to be written. Write even/odd addresses. |
| 0000 | 0E 30 | MOVLW 30h |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E 00 | MOVLW 00h |
| 0000 | 6E F7 | MOVWF TBLPRTH |
| 0000 | 0E 00 | MOVLW 00h |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1111 | <msb ignored=""><lsb></lsb></msb> | Load 2 bytes and start programming. |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. |
| 0000 | 0E 01 | MOVLW 01h |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1111 | <msb><lsb ignored=""></lsb></msb> | Load 2 bytes and start programming. |
| 0000 | 00 00 | NOP - hold PGC high for time P9A and low for time P10. |

Note 1: Enabling the write protection of Configuration bits (WRTC = 0 in CONFIG6H) will prevent further writing of Configuration bits. Always write all the Configuration bits before enabling the write protection for Configuration bits.

FIGURE 3-8: CONFIGURATION PROGRAMMING FLOW



4.2 Verify Code Memory and ID Locations

The verify step involves reading back the code memory space and comparing it against the copy held in the programmer's buffer. Memory reads occur a single byte at a time, so two bytes must be read to compare against the word in the programmer's buffer. Refer to Section 4.1 "Read Code Memory, ID Locations and Configuration Bits" for implementation details of reading code memory.

The Table Pointer must be manually set to 200000h (base address of the ID locations) once the code memory has been verified. The post-increment feature of the table read 4-bit command can not be used to increment the Table Pointer beyond the code memory space. In a 64-Kbyte device, for example, a post-increment read of address FFFFh will wrap the Table Pointer back to 000000h, rather than point to unimplemented address 010000h.

FIGURE 4-2: VERIFY CODE MEMORY FLOW




FIGURE 4-4: SHIFT OUT DATA HOLDING REGISTER TIMING DIAGRAM (0010)





FIGURE 4-5: HIGH-IMPEDANCE DELAY



4.5 Verify Data EEPROM

A data EEPROM address may be read via a sequence of core instructions (4-bit command, '0000') and then output on PGD via the 4-bit command, '0010' (TABLAT register). The result may then be immediately compared to the appropriate data in the programmer's memory for verification. Refer to **Section 4.4 "Read Data EEPROM Memory"** for implementation details of reading data EEPROM.

4.6 Blank Check

The term "Blank Check" means to verify that the device has no programmed memory cells. All memories must be verified: code memory, data EEPROM, ID locations and Configuration bits. The device ID registers (3FFFFEh:3FFFFFh) should be ignored.

A "blank" or "erased" memory cell will read as a '1'. Therefore, Blank Checking a device merely means to verify that all bytes read as FFh except the Configuration bits. Unused (reserved) Configuration bits will read '0' (programmed). Refer to Table 5-1 for blank configuration expect data for the various PIC18F2XK20/4XK20 devices.

Given that Blank Checking is merely code and data EEPROM verification with FFh expect data, refer to Section 4.4 "Read Data EEPROM Memory" and Section 4.2 "Verify Code Memory and ID Locations" for implementation details.

FIGURE 4-6: BLANK CHECK FLOW




TABLE 5-3: PIC18F2XK20/4XK20 BIT DESCRIPTIONS

| Bit Name | Configuration Words | Description | |
|------------|---------------------|---|--|
| IESO | CONFIG1H | Internal External Switchover bit 1 = Internal External Switchover mode enabled 0 = Internal External Switchover mode disabled | |
| FCMEN | CONFIG1H | Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled | |
| FOSC<3:0> | CONFIG1H | Oscillator Selection bits 11xx = External RC oscillator, CLKOUT function on RA6 101x = External RC oscillator, CLKOUT function on RA6 1001 = HFINTOSC, CLKOUT function on RA6, port function on RA7 1000 = HFINTOSC, port function on RA6, port function on RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (clock frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKOUT function on RA6 0011 = External RC oscillator, CLKOUT function on RA6 0010 = HS oscillator 0001 = XT oscillator 0000 = LP oscillator | |
| BORV<1:0> | CONFIG2L | Brown-out Reset Voltage bits 11 = VBOR set to 1.8V 10 = VBOR set to 2.2V 01 = VBOR set to 2.7V 00 = VBOR set to 3.0V | |
| BOREN<1:0> | CONFIG2L | Brown-out Reset Enable bits 11 = Brown-out Reset enabled in hardware only (SBOREN is disabled) 10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled) 01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled) 00 = Brown-out Reset disabled in hardware and software | |
| PWRTEN | CONFIG2L | Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled | |
| WDPS<3:0> | CONFIG2H | Watchdog Timer Postscaler Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1 | |

.

TABLE 5-4: CHECKSUM COMPUTATION

| Device | Code- Protect | Checksum | Blank Value | 0xAA at 0 and Max Address |
|-------------|------------------|--|----------------|---------------------------------|
| PIC18FX3K20 | None | SUM[0000:01FF]+SUM[0200:0FFF]+SUM[1000:1FFF]+ (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 03h)+ (CONFIG5H & C0h)+(CONFIG6L & 03h)+(CONFIG6H & E0h)+ (CONFIG7L & 03h)+(CONFIG7H & 40h) | E33Eh | E294h |
| | Boot Block | SUM[0200:0FFF]+SUM[1000:1FFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 03h)+(CONFIG5H & C0h)+ (CONFIG6L & 03h)+(CONFIG6H & E0h)+(CONFIG7L & 03h)+ (CONFIG7H & 40h)+SUM_ID | E520h | E4C6h |
| | Boot/ Block 0 | SUM[1000:1FFF]+(CONFIG1L & 00h)+(CONFIG1H & CFh)+ (CONFIG2L & 1Fh)+(CONFIG2H & 1F)+(CONFIG3L & 00h)+ (CONFIG3H & 8Fh)+(CONFIG4L & C5h)+(CONFIG4H & 00h)+ (CONFIG5L & 03h)+(CONFIG5H & C0h)+(CONFIG6L & 03h)+ (CONFIG6H & E0h)+(CONFIG7L & 03h)+(CONFIG7H & 40h)+SUM_ID | F31Fh | F2C5h |
| | All | (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 03h)+ (CONFIG5H & C0h)+(CONFIG6L & 03h)+(CONFIG6H & E0h)+ (CONFIG7L & 03h)+(CONFIG7H & 40h)+SUM_ID | 031Dh | 0318h |
| PIC18FX4K20 | None | SUM[0000:07FF]+SUM[0800:1FFF]+SUM[2000:3FFF]+ (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 03h)+ (CONFIG5H & C0h)+(CONFIG6L & 03h)+(CONFIG6H & E0h)+ (CONFIG7L & 03h)+(CONFIG7H & 40h) | C33Eh | C294h |
| | Boot Block | SUM[0800:1FFF]+SUM[2000:3FFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 03h)+(CONFIG5H & C0h)+ (CONFIG6L & 03h)+(CONFIG6H & E0h)+(CONFIG7L & 03h)+ (CONFIG7H & 40h)+SUM_ID | CB1Eh | CAC4h |
| | Boot/ Block 0 | SUM[2000:3FFF]+(CONFIG1L & 00h)+(CONFIG1H & CFh)+ (CONFIG2L & 1Fh)+(CONFIG2H & 1F)+(CONFIG3L & 00h)+ (CONFIG3H & 8Fh)+(CONFIG4L & C5h)+(CONFIG4H & 00h)+ (CONFIG5L & 03h)+(CONFIG5H & C0h)+(CONFIG6L & 03h)+ (CONFIG6H & E0h)+(CONFIG7L & 03h)+(CONFIG7H & 40h)+SUM_ID | E31Dh | E2C3h |
| | All | (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 03h)+ (CONFIG5H & C0h)+(CONFIG6L & 03h)+(CONFIG6H & E0h)+ (CONFIG7L & 03h)+(CONFIG7H & 40h)+SUM_ID | 031Bh | 0316h |

Legend: <u>Item</u> <u>Description</u>

CONFIGx = Configuration Word

SUM[a:b] = Sum of locations, a to b inclusive

SUM_ID = Byte-wise sum of lower four bits of all customer ID locations

+ = Addition & = Bit-wise AND

TABLE 5-4: CHECKSUM COMPUTATION (CONTINUED)

| Device | Code- Protect | Checksum | Blank Value | 0xAA at 0 and Max Address |
|-------------|------------------------------|---|----------------|---------------------------------|
| PIC18FX6K20 | None | SUM[0000:07FF]+SUM[0800:3FFF]+SUM[4000:7FFF]+ SUM[8000:BFFF]+SUM[C000:FFFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h) | 0362h | 02B8h |
| | Boot Block | SUM[0800:3FFF]+SUM[4000:7FFF]+SUM[8000:BFFF]+SUM[C000:FFF]+ (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID | 0B2Dh | 0AE2h |
| | Boot/ Block 0/ Block 1 | SUM[3000:BFFF]+SUM[C000:FFFF]+(CONFIG1L & 00h)+ (CONFIG1H & CFh)+(CONFIG2L & 1Fh)+(CONFIG2H & 1F)+ (CONFIG3L & 00h)+(CONFIG3H & 8Fh)+(CONFIG4L & C5h)+ (CONFIG4H & 00h)+(CONFIG5L & 0Fh)+(CONFIG5H & C0h)+ (CONFIG6L & 0Fh)+(CONFIG6H & E0h)+(CONFIG7L & 0Fh)+ (CONFIG7H & 40h)+SUM_ID | 832Ah | 82DFh |
| | All | (CONFIG1L & 00h)+(CONFIG1H & CFh)+(CONFIG2L & 1Fh)+ (CONFIG2H & 1F)+(CONFIG3L & 00h)+(CONFIG3H & 8Fh)+ (CONFIG4L & C5h)+(CONFIG4H & 00h)+(CONFIG5L & 0Fh)+ (CONFIG5H & C0h)+(CONFIG6L & 0Fh)+(CONFIG6H & E0h)+ (CONFIG7L & 0Fh)+(CONFIG7H & 40h)+SUM_ID | 031Eh | 0328h |

Legend: <u>Item</u> <u>Description</u>

 $\overline{\text{CONFIGx}} = \overline{\text{Configuration Word}}$

SUM[a:b] = Sum of locations, a to b inclusive

SUM_ID = Byte-wise sum of lower four bits of all customer ID locations

+ = Addition & = Bit-wise AND

NOTES: