



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable (min 10K program/erase cycles)
Delay Time tpd(1) Max	20 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	96
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf1508asl-20qc160

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Flip-flop

The ATF1508AS's flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can be either the Global CLK Signal (GCK) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off.

Extra Feedback

The ATF15xxSE Family macrocell output can be selected as registered or combinatorial. The extra buried feedback signal can be either combinatorial or a registered signal regardless of whether the output is combinatorial or registered. (This enhancement function is automatically implemented by the fitter software.) Feedback of a buried combinatorial output allows the creation of a second latch within a macrocell.

I/O Control

The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individually configured as an input, output or for bi-directional operation. The output enable for each macrocell can be selected from the true or compliment of the two output enable pins, a subset of the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter software when the I/O is configured as an input, all macrocell resources are still available, including the buried feedback, expander and cascade logic.

Global Bus/Switch Matrix

The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 128 macrocells. The switch matrix in each logic block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.

Foldback Bus

Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to 16 macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The 16 foldback terms in each region allows generation of high fan-in sum terms (up to 21 product terms) with a little additional delay.

3.3V or 5.0V I/O Operation

The ATF1508AS device has two sets of V_{CC} pins viz, V_{CCINT} and V_{CCIO} . V_{CCINT} pins must always be connected to a 5.0V power supply. V_{CCINT} pins are for input buffers and are "compatible" with both 3.3V and 5.0V inputs. V_{CCIO} pins are for I/O output drives and can be connected for 3.3/5.0V power supply.

Open-collector Output Option


This option enables the device output to provide control signals such as an interrupt that can be asserted by any of the several devices.





Figure 1. ATF1508AS Macrocell

SWITCH REGIONAL



MACROCELL REDUCED POWER BIT

Programmable
Pin-keeper
Option for
Inputs and I/Os

The ATF1508AS offers the option of programming all input and I/O pins so that "pin-keeper" circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Input Diagram



Design Software Support

ISP Programming Protection

The ATF1508AS has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin-keeper option preserves the former state during device programming.

All ATF1508AS devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.

JTAG-BST Overview

The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1508AS. The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing. The ATF1508AS does not currently include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power-up. The six JTAG BST modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS and IDCODE. BST on the ATF1508AS is implemented using the Boundary-scan Definition Language (BSDL) described in the JTAG specification (IEEE Standard 1149.1). Any third-party tool that supports the BSDL format can be used to perform BST on the ATF1508AS.

The ATF1508AS also has the option of using four JTAG-standard I/O pins for In-System programming (ISP). The ATF1508AS is programmable through the four JTAG pins using programming compatible with the IEEE JTAG Standard 1149.1. Programming is performed by using 5V TTL-level programming signals from the JTAG ISP interface. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

JTAG Boundary-scan Cell (BSC) Testing


The ATF1508AS contains up to 96 I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan registers and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the (BST) capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below.




PCI Compliance

The ATF1508AS also supports the growing need in the industry to support the new Peripheral Component Interconnect (PCI) interface standard in PCI-based designs and specifications. The PCI interface calls for high current drivers, which are much larger than the traditional TTL drivers.

PCI Voltage-tocurrent Curves for +5V Signaling in Pull-up Mode



PCI Voltage-tocurrent Curves for +5V Signaling in Pull-down Mode





PCI DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
V _{CC}	Supply Voltage		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current ⁽¹⁾	V _{IN} = 2.7V		70	μA
I _{IL}	Input Low Leakage Current ⁽¹⁾	V _{IN} = 0.5V		-70	μA
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	2.4		V
V _{OL}	Output Low Voltage	I _{OUT} = 3 mA, 6 mA		0.55	V
C _{IN}	Input Pin Capacitance			10	pF
C _{CLK}	CLK Pin Capacitance			12	pF
C _{IDSEL}	IDSEL Pin Capacitance			8	pF
L _{PIN}	Pin Inductance			20	nH

Note: 1. Leakage current is without pin-keeper off.

PCI AC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
$I_{OH(AC)}$	Switching	$0 < V_{OUT} \le 1.4$	-44		mA
	Current High	$1.4 < V_{OUT} < 2.4$	-44+(V _{OUT} - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}$		Equation A ⁽¹⁾	mA

Notes: 1. Equation A: I_{OH} = 11.9 (V_{OUT} - 5.25) * (V_{OUT} + 2.45) for V_{CC} > V_{OUT} > 3.1V. 2. Equation B: I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT}) for 0V < V_{OUT} < 0.71V.

Power-down Mode

The ATF1508AS includes two pins for optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD1 and PD2 pin is high, the device supply current is reduced to less than 10 mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a high-Z state at the onset will remain at high-Z. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using either power-down pin may not use the PD pin logic array input. However, buried logic resources in this macrocell may still be used.

Power-down AC Characteristics⁽¹⁾⁽²⁾

		-	-7 -10 -15		-20		-25					
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{IVDH}	Valid I, I/O before PD High	7		10		15		20		25		ns
t _{GVDH}	Valid OE ⁽²⁾ before PD High	7		10		15		20		25		ns
t _{CVDH}	Valid Clock ⁽²⁾ before PD High	7		10		15		20		25		ns
t _{DHIX}	I, I/O Don't Care after PD High		12		15		25		30		35	ns
t _{DHGX}	OE ⁽²⁾ Don't Care after PD High		12		15		25		30		35	ns
t _{DHCX}	Clock ⁽²⁾ Don't Care after PD High		12		15		25		30		35	ns
t _{DLIV}	PD Low to Valid I, I/O		1		1		1		1		1	μs
t _{DLGV}	PD Low to Valid OE (Pin or Term)		1		1		1		1		1	μs
t _{DLCV}	PD Low to Valid Clock (Pin or Term)		1		1		1		1		1	μs
t _{DLOV}	PD Low to Valid Output		1		1		1		1		1	μs

Notes: 1. For slow slew outputs, add t_{SSO}.

2. Pin or product term.

Absolute Maximum Ratings*

Temperature Under Bias40°C to +8	85°C
Storage Temperature65°C to +15	50°C
Voltage on Any Pin with Respect to Ground2.0V to +7.	0V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.	0V ⁽¹⁾
Programming Voltage with Respect to Ground2.0V to +14.	0V ⁽¹⁾

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is $V_{\rm CC}$ + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.





DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V _{CCINT} or V _{CCIO} (5V) Power Supply	5V ± 5%	5V ± 10%
V _{CCIO} (3.3V) Power Supply	2.7V - 3.6V	2.7V - 3.6V

DC Characteristics⁽¹⁾

Symbol	Parameter	С	ondition		Min	Тур	Max	Units
I _{IL}	Input or I/O Low Leakage Current	$V_{IN} = V_{CC}$				-2	-10	μA
I _{IH}	Input or I/O High Leakage Current					2	10	μA
l _{OZ}	Tri-state Output Off-state Current	$V_O = V_{CC}$ or G	ND		-40		40	μA
I _{CC1}	Power Supply	V _{CC} = Max	Std Mode	Com.		160		mA
	Current, Standby	$V_{IN} = 0, V_{CC}$		Ind.		180		mA
			"L" Mode	Com.		10		μΑ
				Ind.		10		μA
I _{CC2}	Power Supply Current, Power-down Mode	$V_{CC} = Max$ $V_{IN} = 0, V_{CC}$	"PD" Mode			1	10	mA
I _{CC3} ⁽²⁾	Reduced-power Mode	V _{CC} = Max	Std Mode	Com.		65		mA
	Supply Current	$V_{IN} = 0, V_{CC}$		Ind.		85		mA
V _{CCIO}	Cumply Valtage	5.0V Device C	5.0V Device Output Com.				5.25	V
	Supply Voltage			Ind.	4.5		5.5	V
V _{CCIO}	Supply Voltage	3.3V Device C	Output		3.0		3.6	V
V _{IL}	Input Low Voltage				-0.3		0.8	V
V _{IH}	Input High Voltage				2.0		V _{CCIO} + 0.3	V
V _{OL}	Output Low Voltage (TTL)	$V_{IN} = V_{IH} \text{ or } V_{I}$		Com.			0.45	V
	Output Low Voltage (TTL)	V _{CCIO} = MIN, I	_{OL} = 12 mA	Ind.			0.45	V
	Output Low Voltage (CMOS)		$V_{IN} = V_{IH}$ or V_{IL} Com.				0.2	V
	Output Low Voltage (CIVIOS)	$V_{CC} = MIN, I_{OL} = 0.1 \text{ mA}$ Ind.					0.2	V
V _{OH}	Output High Voltage (TTL)	$V_{IN} = V_{IH} \text{ or } V_{I}$ $V_{CCIO} = MIN, I$			2.4			V

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.


^{2.} I_{CC3} refers to the current in the reduced-power mode when macrocell reduced-power is turned ON.

Pin Capacitance⁽¹⁾

	Тур	Max	Units	Conditions
C _{IN}	8	10	pF	V _{IN} = 0V; f = 1.0 MHz
C _{I/O}	8	10	pF	V _{OUT} = 0V; f = 1.0 MHz


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.


Timing Model






SUPPLY CURRENT VS. SUPPLY VOLTAGE







SUPPLY CURRENT VS. SUPPLY VOLTAGE LOW-POWER ("L") VERSION





SUPPLY CURRENT VS. FREQUENCY STANDARD POWER





SUPPLY CURRENT VS. SUPPLY VOLTAGE PIN-CONTROLLED POWER-DOWN MODE $(T_A=25^{\circ}C,\,F=0)$






























AC Characteristics (1)

		-7	7	-1	10	-1	15	-2	-20 -25		25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{PD1}	Input or Feedback to Non-registered Output		7.5		10	3	15		20		25	ns
t _{PD2}	I/O Input or Feedback to Non-registered Feedback		7		9	3	12		16		20	ns
t_{SU}	Global Clock Setup Time	6		7		11		16		20		ns
t _H	Global Clock Hold Time	0		0		0		0		0		ns
t _{FSU}	Global Clock Setup Time of Fast Input	3		3		3		3		3		ns
t _{FH}	Global Clock Hold Time of Fast Input	0.5		0.5		1.0		1.5		2		MHz
t_{COP}	Global Clock to Output Delay		4.5		5		8		10		13	ns
t_{CH}	Global Clock High Time	3		4		5		6		7		ns
t_{CL}	Global Clock Low Time	3		4		5		6		7		ns
t_{ASU}	Array Clock Setup Time	3		3		4		4		5		ns
t_{AH}	Array Clock Hold Time	2		3		4		5		6		ns
t_{ACOP}	Array Clock Output Delay		7.5		10		15		20		25	ns
t_{ACH}	Array Clock High Time	3		4		6		8		10		ns
t_{ACL}	Array Clock Low Time	3		4		6		8		10		ns
t_{CNT}	Minimum Clock Global Period		8		10		13		17		22	ns
f _{CNT}	Maximum Internal Global Clock Frequency	125		100		76.9		66		50		MHz
t_{ACNT}	Minimum Array Clock Period		8		10		13		17		22	ns
f _{ACNT}	Maximum Internal Array Clock Frequency	125		100		76.9		66		50		MHz
f_{MAX}	Maximum Clock Frequency	166.7		125		100		41.7		33.3		MHz
t_{IN}	Input Pad and Buffer Delay		0.5		0.5		2		2		2	ns
t_{IO}	I/O Input Pad and Buffer Delay		0.5		0.5		2		2		2	ns
t_{FIN}	Fast Input Delay		1		1		2		2		2	ns
$t_{\sf SEXP}$	Foldback Term Delay		4		5		8		10		12	ns
t_{PEXP}	Cascade Logic Delay		8.0		8.0		1		1		1.2	ns
t_{LAD}	Logic Array Delay		3		5		6		7		8	ns
t_{LAC}	Logic Control Delay		3		5		6		7		8	ns
t_{IOE}	Internal Output Enable Delay		2		2		3		3		4	ns
t _{OD1}	Output Buffer and Pad Delay											





ATF1508AS I/O Pinouts

МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP	МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP
1	Α	_	4	2	160	33	С	_	27	25	41
2	Α	_	_	_	_	34	С	_	_	_	_
3	A/ PD1	12	3	1	159	35	С	31	26	24	33
4	Α	-	_	_	158	36	С	_	_	_	32
5	Α	11	2	100	153	37	С	30	25	23	31
6	Α	10	1	99	152	38	С	29	24	22	30
7	Α	-	_	_	_	39	С	_	_	_	_
8	Α	9	100	98	151	40	С	28	23	21	29
9	Α	-	99	97	150	41	С	_	22	20	28
10	Α	_	_	_	_	42	С	_	_	_	_
11	Α	8	98	96	149	43	С	27	21	19	27
12	Α	_	_	_	147	44	С	_	_	_	25
13	Α	6	96	94	146	45	С	25	19	17	24
14	Α	5	95	93	145	46	С	24	18	16	23
15	Α	_	_	_	_	47	С	_	_	_	_
16	А	4	94	92	144	48	C/ TMS	23	17	15	22
17	В	22	16	14	21	49	D	41	39	37	59
18	В	_	_	_	_	50	D	_	_	_	_
19	В	21	15	13	20	51	D	40	38	36	58
20	В	_	_	_	19	52	D	_	_	_	57
21	В	20	14	12	18	53	D	39	37	35	56
22	В	_	12	10	16	54	D	_	35	33	54
23	В	_	_	_	_	55	D	_	_	_	_
24	В	18	11	9	15	56	D	37	34	32	53
25	В	17	10	8	14	57	D	36	33	31	52
26	В	_	_	_	_	58	D	_	_	_	_
27	В	16	9	7	13	59	D	35	32	30	51
28	В	_	_	_	12	60	D	_	_	_	50
29	В	15	8	6	11	61	D	34	31	29	49
30	В	_	7	5	10	62	D	_	30	28	48
31	В	_	_	_	_	63	D	_	_	_	_
32	B/ TDI	14	6	4	9	64	D	33	29	27	43
65	Е	44	42	40	62	97	G	63	65	63	100


ATF1508AS I/O Pinouts (Continued)


МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP	МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP
66	E	_	_	_	_	98	G	-	_	_	_
67	E/ PD2	45	43	41	63	99	G	64	66	64	101
68	Е	_	_	_	64	100	G	_	_	_	102
69	Е	46	44	42	65	101	G	65	67	65	103
70	Е	_	46	44	67	102	G	_	69	67	105
71	Е	_	_	_	_	103	G	_	_	_	_
72	Е	48	47	45	68	104	G	67	70	68	106
73	Е	49	48	46	69	105	G	68	71	69	107
74	Е	_	_	_	_	106	G	_	_	_	_
75	Е	50	49	47	70	107	G	69	72	70	108
76	Е	_	_	_	71	108	G	_	_	_	109
77	Е	51	50	48	72	109	G	70	73	71	110
78	Е	_	51	49	73	110	G	_	74	72	111
79	Е	_	_	_	_	111	G	_	_	_	_
80	Е	52	52	50	78	112	G/ TDO	71	75	73	112
81	F	_	54	52	80	113	Н	_	77	75	121
82	F	_	_	_	_	114	Н	_	_	_	_
83	F	54	55	53	88	115	Н	73	78	76	122
84	F	_	_	_	89	116	Н	_	_	_	123
85	F	55	56	54	90	117	Н	74	79	77	128
86	F	56	57	55	91	118	Н	75	80	78	129
87	F	_	_	_	_	119	Н	_	_	_	_
88	F	57	58	56	92	120	Н	76	81	79	130
89	F	_	59	57	93	121	Н	_	82	80	131
90	F	_	_	_	_	122	Н	_	_	_	_
91	F	58	60	58	94	123	Н	77	83	81	132
92	F	_	_	_	96	124	Н	_	_	_	134
93	F	60	62	60	97	125	Н	79	85	83	135
94	F	61	63	61	98	126	Н	80	86	84	136
95	F	_	_	_	_	127	Н	_	_	_	_
96	F/ TCK	62	64	62	99	128	H/ GCLK3	81	87	85	137





100Q1 - PQFP





COMMON DIMENSIONS

(Unit of Measure = mm)
JEDEC STANDARD MS-022, GC-1

J	JEDEC STANDARD MS-022, GC-1										
SYMBOL	MIN	NOM	MAX	NOTE							
Α	_	3.04	3.4								
A1	0.25	0.33	0.5								
D		23.20 BSC									
Е		17.20 BSC									
E1		14.00 BSC	;								
В	0.22	_	0.40								
С	0.11	_	0.23								
D1		20 BSC									
L	0.73										
е		0.65 BSC									

07/6/2005

2325 Orchard Parkway San Jose, CA 95131

TITLE


100Q1, 100-lead, 14 x 20 mm Body, 3.2 mm Footprint, 0.65 mm Pitch, Plastic Quad Flat Package (PQFP)


DRAWING NO. | REV. | 100Q1






160Q1 - PQFP







3/28/02

AMEL

2325 Orchard Parkway San Jose, CA 95131 **TITLE 160Q1,** 160-lead, 28 x 28 mm Body, 3.2 Form Opt., Plastic Quad Flat Pack (PQFP)

DRAWING NO. REV.

Q1 A





Revision History

Revision	Comments
0784P	Green package options added.
07840	The ATF1508ASL-25 commercial speed offering was obsoleted in 2002 and replaced by the ATF1508ASL-20 commercial speed grade.