



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


Applications of Embedded - CPLDs

Details

| Product Status | Active |
|---------------------------------|---|
| Programmable Type | In System Programmable (min 10K program/erase cycles) |
| Delay Time tpd(1) Max | 25 ns |
| Voltage Supply - Internal | 4.5V ~ 5.5V |
| Number of Logic Elements/Blocks | - |
| Number of Macrocells | 128 |
| Number of Gates | - |
| Number of I/O | 64 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atf1508asl-25ju84 |
| | |


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



100-lead TQFP Top View

² ATF1508AS(L)




| Flip-flop | The ATF1508AS's flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low. |
|---------------------------------|--|
| | The clock itself can be either the Global CLK Signal (GCK) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off. |
| Extra Feedback | The ATF15xxSE Family macrocell output can be selected as registered or combinatorial. The extra buried feedback signal can be either combinatorial or a registered signal regardless of whether the output is combinatorial or registered. (This enhancement function is automatically implemented by the fitter software.) Feedback of a buried combinatorial output allows the creation of a second latch within a macrocell. |
| I/O Control | The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individually configured as an input, output or for bi-directional operation. The output enable for each macrocell can be selected from the true or compliment of the two output enable pins, a subset of the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter software when the I/O is configured as an input, all macrocell resources are still available, including the buried feedback, expander and cascade logic. |
| Global Bus/Switch Matrix | The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 128 macrocells. The switch matrix in each logic block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block. |
| Foldback Bus | Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to 16 macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The 16 foldback terms in each region allows generation of high fan-in sum terms (up to 21 product terms) with a little additional delay. |
| 3.3V or 5.0V I/O Operation | The ATF1508AS device has two sets of V _{CC} pins viz, V _{CCINT} and V _{CCIO} . V _{CCINT} pins must always be connected to a 5.0V power supply. V _{CCINT} pins are for input buffers and are "compatible" with both 3.3V and 5.0V inputs. V _{CCIO} pins are for I/O output drives and can be connected for 3.3/5.0V power supply. |
| Open-collector Output Option | This option enables the device output to provide control signals such as an interrupt that can be asserted by any of the several devices. |





Figure 1. ATF1508AS Macrocell

SWITCH REGIONAL



MACROCELL REDUCED POWER BIT

Programmable
Pin-keeper
Option for
Inputs and I/OsThe ATF1508AS offers the option of programming all input and I/O pins so that "pin-keeper"
circuits can be utilized. When any pin is driven high or low and then subsequently left floating,
it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines
from floating to intermediate voltage levels, which causes unnecessary power consumption
and system noise. The keeper circuits eliminate the need for external pull-up resistors and
eliminate their DC power consumption.


Input Diagram

Speed/Power Management

The ATF1508AS has several built-in speed and power management features. The ATF1508AS contains circuitry that automatically puts the device into a low-power stand-by mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides proportional power-savings for most applications running at system speeds below 5 MHz.

To further reduce power, each ATF1508AS macrocell has a Reduced-power bit feature. This feature allows individual macrocells to be configured for maximum power savings. This feature may be selected as a design option.

I/O Diagram



All ATF1508 also have an optional power-down mode. In this mode, current drops to below 10 mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to power down the part. The power-down option is selected in the design source file. When enabled, the device goes into power-down when either PD1 or PD2 is high. In the power-down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

All power-down AC characteristic parameters are computed from external input or I/O pins, with Reduced-power Bit turned on. For macrocells in reduced-power mode (Reduced-power bit turned on), the reduced-power adder, tRPA, must be added to the AC parameters, which include the data paths t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{ACH} and t_{SEXP} .

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.



ISP Programming Protection

The ATF1508AS has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin-keeper option preserves the former state during device programming.

All ATF1508AS devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.

JTAG-BST Overview

The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1508AS. The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing. The ATF1508AS does not currently include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power-up. The six JTAG BST modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS and IDCODE. BST on the ATF1508AS is implemented using the Boundary-scan Definition Language (BSDL) described in the JTAG specification (IEEE Standard 1149.1). Any third-party tool that supports the BSDL format can be used to perform BST on the ATF1508AS.

The ATF1508AS also has the option of using four JTAG-standard I/O pins for In-System programming (ISP). The ATF1508AS is programmable through the four JTAG pins using programming compatible with the IEEE JTAG Standard 1149.1. Programming is performed by using 5V TTL-level programming signals from the JTAG ISP interface. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

JTAG Boundary-scan Cell (BSC) Testing


The ATF1508AS contains up to 96 I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan registers and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the (BST) capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below.




PCI Compliance

The ATF1508AS also supports the growing need in the industry to support the new Peripheral Component Interconnect (PCI) interface standard in PCI-based designs and specifications. The PCI interface calls for high current drivers, which are much larger than the traditional TTL drivers.

PCI Voltage-tocurrent Curves for +5V Signaling in Pull-up Mode



PCI Voltage-tocurrent Curves for +5V Signaling in Pull-down Mode







DC and AC Operating Conditions

| | Commercial | Industrial |
|---|-------------|--------------|
| Operating Temperature (Ambient) | 0°C - 70°C | -40°C - 85°C |
| V _{CCINT} or V _{CCIO} (5V) Power Supply | $5V\pm5\%$ | $5V\pm10\%$ |
| V _{CCIO} (3.3V) Power Supply | 2.7V - 3.6V | 2.7V - 3.6V |

DC Characteristics⁽¹⁾

| Symbol | Parameter | Condition | | | | Тур | Max | Units |
|---------------------------------|--|--|---|------|------|-----|-------------------------|-------|
| I _{IL} | Input or I/O Low Leakage Current | V _{IN} = V _{CC} | | | | -2 | -10 | μA |
| I _{IH} | Input or I/O High Leakage Current | | | | | 2 | 10 | μA |
| I _{OZ} | Tri-state Output Off-state Current | $V_{O} = V_{CC}$ or G | ND | | -40 | | 40 | μA |
| I _{CC1} | Power Supply | $V_{CC} = Max$ | Std Mode | Com. | | 160 | | mA |
| | Current, Standby | $V_{IN} = 0, V_{CC}$ | | Ind. | | 180 | | mA |
| | | | "L" Mode | Com. | | 10 | | μA |
| | | | | Ind. | | 10 | | μA |
| I _{CC2} | Power Supply Current, Power-down Mode | $V_{CC} = Max$ $V_{IN} = 0, V_{CC}$ | "PD" Mode | | | 1 | 10 | mA |
| I _{CC3} ⁽²⁾ | Reduced-power Mode Supply Current | V _{CC} = Max | Std Mode | Com. | | 65 | | mA |
| | | $V_{IN} = 0, V_{CC}$ | | Ind. | | 85 | | mA |
| V _{CCIO} | Cumply) (alta ga | 5.0V Device Output Com. | | Com. | 4.75 | | 5.25 | V |
| | Supply Voltage | Ind. | | | 4.5 | | 5.5 | V |
| V _{CCIO} | Supply Voltage | 3.3V Device C | Dutput | | 3.0 | | 3.6 | V |
| V _{IL} | Input Low Voltage | | | | -0.3 | | 0.8 | V |
| V _{IH} | Input High Voltage | | | | 2.0 | | V _{CCIO} + 0.3 | V |
| V _{OL} | | $V_{IN} = V_{IH} \text{ or } V_{I}$ | | Com. | | | 0.45 | V |
| | Output Low Voltage (TTL) | $V_{CCIO} = MIN, I$ | $V_{CCIO} = MIN, I_{OL} = 12 \text{ mA}$ Ind. | | | | 0.45 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{I}$ | | Com. | | | 0.2 | V |
| | Output Low Voltage (CMOS) | $V_{CC} = MIN, I_{OI}$ | $V_{CC} = MIN, I_{OL} = 0.1 \text{ mA}$ Ind. | | | | 0.2 | V |
| V _{OH} | Output High Voltage (TTL) | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CCIO} = MIN, I_{OH} = -4.0 \text{ mA}$ | | | 2.4 | | | V |

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.


2. I_{CC3} refers to the current in the reduced-power mode when macrocell reduced-power is turned ON.

Pin Capacitance⁽¹⁾


| | Тур | Мах | Units | Conditions |
|------------------|-----|-----|-------|------------------------------------|
| C _{IN} | 8 | 10 | pF | V _{IN} = 0V; f = 1.0 MHz |
| C _{I/O} | 8 | 10 | pF | V _{OUT} = 0V; f = 1.0 MHz |


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.


Timing Model





















SUPPLY CURRENT VS. SUPPLY VOLTAGE PIN-CONTROLLED POWER-DOWN MODE



















NORMALIZED TSU VS. SUPPLY VOLTAGE (T_A = 25°C)


1.20

1.10




NORMALIZED TPD











AC Characteristics ⁽¹⁾

| | | -7 | | -10 | | -1 | -15 | | -20 | | -25 | |
|-------------------|---|-------|-----|-----|-----|------|-----|------|-----|------|-----|-------|
| Symbol | Parameter | Min | Max | Min | Мах | Min | Max | Min | Max | Min | Max | Units |
| t _{PD1} | Input or Feedback to Non-registered Output | | 7.5 | | 10 | 3 | 15 | | 20 | | 25 | ns |
| t _{PD2} | I/O Input or Feedback to Non-registered Feedback | | 7 | | 9 | 3 | 12 | | 16 | | 20 | ns |
| t _{SU} | Global Clock Setup Time | 6 | | 7 | | 11 | | 16 | | 20 | | ns |
| t _H | Global Clock Hold Time | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t _{FSU} | Global Clock Setup Time of Fast Input | 3 | | 3 | | 3 | | 3 | | 3 | | ns |
| t _{FH} | Global Clock Hold Time of Fast Input | 0.5 | | 0.5 | | 1.0 | | 1.5 | | 2 | | MHz |
| t _{COP} | Global Clock to Output Delay | | 4.5 | | 5 | | 8 | | 10 | | 13 | ns |
| t _{CH} | Global Clock High Time | 3 | | 4 | | 5 | | 6 | | 7 | | ns |
| t _{CL} | Global Clock Low Time | 3 | | 4 | | 5 | | 6 | | 7 | | ns |
| t _{ASU} | Array Clock Setup Time | 3 | | 3 | | 4 | | 4 | | 5 | | ns |
| t _{AH} | Array Clock Hold Time | 2 | | 3 | | 4 | | 5 | | 6 | | ns |
| t _{ACOP} | Array Clock Output Delay | | 7.5 | | 10 | | 15 | | 20 | | 25 | ns |
| t _{ACH} | Array Clock High Time | 3 | | 4 | | 6 | | 8 | | 10 | | ns |
| t _{ACL} | Array Clock Low Time | 3 | | 4 | | 6 | | 8 | | 10 | | ns |
| t _{CNT} | Minimum Clock Global Period | | 8 | | 10 | | 13 | | 17 | | 22 | ns |
| f _{CNT} | Maximum Internal Global Clock Frequency | 125 | | 100 | | 76.9 | | 66 | | 50 | | MHz |
| t _{ACNT} | Minimum Array Clock Period | | 8 | | 10 | | 13 | | 17 | | 22 | ns |
| f _{ACNT} | Maximum Internal Array Clock Frequency | 125 | | 100 | | 76.9 | | 66 | | 50 | | MHz |
| f _{MAX} | Maximum Clock Frequency | 166.7 | | 125 | | 100 | | 41.7 | | 33.3 | | MHz |
| t _{IN} | Input Pad and Buffer Delay | | 0.5 | | 0.5 | | 2 | | 2 | | 2 | ns |
| t _{IO} | I/O Input Pad and Buffer Delay | | 0.5 | | 0.5 | | 2 | | 2 | | 2 | ns |
| t _{FIN} | Fast Input Delay | | 1 | | 1 | | 2 | | 2 | | 2 | ns |
| t _{SEXP} | Foldback Term Delay | | 4 | | 5 | | 8 | | 10 | | 12 | ns |
| t _{PEXP} | Cascade Logic Delay | | 0.8 | | 0.8 | | 1 | | 1 | | 1.2 | ns |
| t _{LAD} | Logic Array Delay | | 3 | | 5 | | 6 | | 7 | | 8 | ns |
| t _{LAC} | Logic Control Delay | | 3 | | 5 | | 6 | | 7 | | 8 | ns |
| t _{IOE} | Internal Output Enable Delay | | 2 | | 2 | | 3 | | 3 | | 4 | ns |
| t _{OD1} | Output Buffer and Pad Delay | | | | | | | | | | | |



| мс | PLB | 84-lead J-lead | 100-lead PQFP | 100-lead TQFP | 160-lead PQFP | МС | PLB | 84-lead J-lead | 100-lead PQFP | 100-lead TQFP | 160-lead PQFP |
|----|-----------|-------------------|------------------|------------------|------------------|----|-----------|-------------------|------------------|------------------|------------------|
| 1 | Α | _ | 4 | 2 | 160 | 33 | С | _ | 27 | 25 | 41 |
| 2 | Α | _ | _ | _ | _ | 34 | С | _ | _ | _ | _ |
| 3 | A/ PD1 | 12 | 3 | 1 | 159 | 35 | С | 31 | 26 | 24 | 33 |
| 4 | А | _ | _ | _ | 158 | 36 | С | _ | _ | - | 32 |
| 5 | А | 11 | 2 | 100 | 153 | 37 | С | 30 | 25 | 23 | 31 |
| 6 | Α | 10 | 1 | 99 | 152 | 38 | С | 29 | 24 | 22 | 30 |
| 7 | А | _ | _ | _ | - | 39 | С | _ | _ | - | _ |
| 8 | А | 9 | 100 | 98 | 151 | 40 | С | 28 | 23 | 21 | 29 |
| 9 | А | _ | 99 | 97 | 150 | 41 | С | _ | 22 | 20 | 28 |
| 10 | А | _ | _ | _ | I | 42 | С | _ | _ | - | - |
| 11 | Α | 8 | 98 | 96 | 149 | 43 | С | 27 | 21 | 19 | 27 |
| 12 | Α | _ | _ | _ | 147 | 44 | С | _ | _ | _ | 25 |
| 13 | Α | 6 | 96 | 94 | 146 | 45 | С | 25 | 19 | 17 | 24 |
| 14 | Α | 5 | 95 | 93 | 145 | 46 | С | 24 | 18 | 16 | 23 |
| 15 | Α | - | - | _ | Ι | 47 | С | - | _ | - | - |
| 16 | A | 4 | 94 | 92 | 144 | 48 | C/ TMS | 23 | 17 | 15 | 22 |
| 17 | В | 22 | 16 | 14 | 21 | 49 | D | 41 | 39 | 37 | 59 |
| 18 | В | _ | _ | _ | _ | 50 | D | _ | _ | _ | _ |
| 19 | В | 21 | 15 | 13 | 20 | 51 | D | 40 | 38 | 36 | 58 |
| 20 | В | - | - | _ | 19 | 52 | D | _ | - | - | 57 |
| 21 | В | 20 | 14 | 12 | 18 | 53 | D | 39 | 37 | 35 | 56 |
| 22 | В | - | 12 | 10 | 16 | 54 | D | _ | 35 | 33 | 54 |
| 23 | В | - | - | _ | Ι | 55 | D | - | _ | - | Η |
| 24 | В | 18 | 11 | 9 | 15 | 56 | D | 37 | 34 | 32 | 53 |
| 25 | В | 17 | 10 | 8 | 14 | 57 | D | 36 | 33 | 31 | 52 |
| 26 | В | - | _ | _ | - | 58 | D | - | _ | - | - |
| 27 | В | 16 | 9 | 7 | 13 | 59 | D | 35 | 32 | 30 | 51 |
| 28 | В | - | - | _ | 12 | 60 | D | _ | - | - | 50 |
| 29 | В | 15 | 8 | 6 | 11 | 61 | D | 34 | 31 | 29 | 49 |
| 30 | В | _ | 7 | 5 | 10 | 62 | D | _ | 30 | 28 | 48 |
| 31 | В | _ | _ | _ | _ | 63 | D | _ | _ | _ | _ |
| 32 | B/ TDI | 14 | 6 | 4 | 9 | 64 | D | 33 | 29 | 27 | 43 |
| 65 | E | 44 | 42 | 40 | 62 | 97 | G | 63 | 65 | 63 | 100 |



ATF1508AS I/O Pinouts

| t _{PD} (ns) | t _{co1} (ns) | f _{MAX} (MHz) | Ordering Code | Package | Operation Range |
|-------------------------|--------------------------|---------------------------|---------------------|---------|------------------|
| | | 12 83.3 | ATF1508ASL-20 JC84 | 84J | |
| 20 | 10 | | ATF1508ASL-20 QC100 | 100Q1 | Commercial |
| 20 | 12 | | ATF1508ASL-20 AC100 | 100A | (0°C to 70°C) |
| | | | ATF1508ASL-20 QC160 | 160Q1 | |
| | | | ATF1508ASL-25 JI84 | 84J | |
| 05 | 25 15 | 70 | ATF1508ASL-25 QI100 | 100Q1 | Industrial |
| 20 | | 70 | ATF1508ASL-25 AI100 | 100A | (-40°C to +85°C) |
| | | | ATF1508ASL-25 QI160 | 160Q1 | |

ATF1508ASL Standard Package Options

Note: 1. The last time buy is Sept. 30, 2005 for shaded parts.

Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

ATF1508ASL Green Package Options (Pb/Halide-free/RoHS Compliant)

| t _{PD} (ns) | t _{co1} (ns) | f _{MAX} (MHz) | Ordering Code | Package | Operation Range |
|-------------------------|--------------------------|---------------------------|---|-------------|--------------------------------|
| 25 | 15 | 70 | ATF1508ASL-25 JU84 ATF1508ASL-25 AU100 | 84J 100A | Industrial (-40°C to +85°C) |


| | Package Type | | | | | | |
|-------|--|--|--|--|--|--|--|
| 84J | 84J 84-lead, Plastic J-leaded Chip Carrier (PLCC) | | | | | | |
| 100Q1 | 100-lead, Plastic Quad Pin Flat Package (PQFP) | | | | | | |
| 100A | 100-lead, Very Thin Plastic Gull Wing Quad Flat Package (TQFP) | | | | | | |
| 160Q1 | 160-lead, Plastic Quad Pin Flat Package (PQFP) | | | | | | |





Package Information






26 ATF1508AS(L)



160Q1 – PQFP







Revision History

| Revision | Comments |
|----------|---|
| 0784P | Green package options added. |
| 07840 | The ATF1508ASL-25 commercial speed offering was obsoleted in 2002 and replaced by the ATF1508ASL-20 commercial speed grade. |



Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document



Printed on recycled paper.