

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Last Time Buy
Core Processor	C166SV2
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, SPI, UART/USART
Peripherals	PWM, WDT
Number of I/O	47
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 2.7V
Data Converters	A/D 14x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	PG-LQFP-64-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc164cm16f20fbakxuma1

XC164CM

16-Bit Single-Chip Microcontroller
with C166SV2 Core

Microcontrollers



Never stop thinking

General Device Information
Table 2 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function
PORT1	1-6, 49-56	IO	PORT1 consists of one 8-bit and one 6-bit bidirectional I/O port P1L and P1H. Each pin can be programmed for input (output driver in high-impedance state) or output. The following PORT1 pins also serve for alt. functions:
P1L.0	49	I/O	CC60: [CAPCOM6] Input / Output of Channel 0
P1L.1	50	O	COUT60: [CAPCOM6] Output of Channel 0
P1L.2	51	I/O	CC61: [CAPCOM6] Input / Output of Channel 1
P1L.3	52	O	COUT61: [CAPCOM6] Output of Channel 1
P1L.4	53	I/O	CC62: [CAPCOM6] Input / Output of Channel 2
P1L.5	54	O	COUT62: [CAPCOM6] Output of Channel 2
P1L.6	55	O	COUT63: Output of 10-bit Compare Channel
P1L.7	56	I	CTRAP: [CAPCOM6] Trap Input CTRAP is an input pin with an internal pull-up resistor. A low level on this pin switches the CAPCOM6 compare outputs to the logic level defined by software (if enabled).
P1H.0	1	I/O I I	CC22IO: [CAPCOM2] CC22 Capture Inp./Compare Outp. CC6POS0: [CAPCOM6] Position 0 Input, EX0IN: [Fast External Interrupt 0] Input (default pin),
P1H.1	2	I/O I	CC23IO: [CAPCOM2] CC23 Capture Inp./Compare Outp. CC6POS1: [CAPCOM6] Position 1 Input,
P1H.2	3	I/O I	EX1IN: [Fast External Interrupt 1] Input (default pin), MRST1: [SSC1] Master-Receive/Slave-Transmit In/Out. CC6POS2: [CAPCOM6] Position 2 Input,
P1H.3	3	I/O I	EX2IN: [Fast External Interrupt 2] Input (default pin), MTSR1: [SSC1] Master-Transmit/Slave-Receive Out/Inp. T7IN: [CAPCOM2] Timer T7 Count Input,
P1H.4	5	I/O I	SCLK1: [SSC1] Master Clock Output / Slave Clock Input, EX3IN: [Fast External Interrupt 3] Input (default pin), CC24IO: [CAPCOM2] CC24 Capture Inp./Compare Outp.,
P1H.5	6	I/O I	EX4IN: [Fast External Interrupt 4] Input (default pin) CC25IO: [CAPCOM2] CC25 Capture Inp./Compare Outp., EX5IN: [Fast External Interrupt 5] Input (default pin)
			<i>Note: At the end of an external reset P1H.4 and P1H.5 also may input startup configuration values</i>

General Device Information
Table 2 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function
XTAL2 XTAL1	61 60	O I	XTAL2: Output of the oscillator amplifier circuit XTAL1: Input to the oscillator amplifier and input to the internal clock generator To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed. <i>Note: Input pin XTAL1 belongs to the core voltage domain. Therefore, input voltages must be within the range defined for V_{DDI}.</i>
V_{AREF}	19	–	Reference voltage for the A/D converter
V_{AGND}	20	–	Reference ground for the A/D converter
V_{DDI}	26, 58	–	Digital Core Supply Voltage (On-Chip Modules): +2.5 V during normal operation and idle mode. Please refer to the Operating Condition Parameters
V_{DDP}	8, 27, 40, 57	–	Digital Pad Supply Voltage (Pin Output Drivers): +5 V during normal operation and idle mode. Please refer to the Operating Condition Parameters
V_{SS}	7, 25, 41, 59	–	Digital Ground Connect decoupling capacitors to adjacent V_{DD}/V_{SS} pin pairs as close as possible to the pins. All V_{SS} pins must be connected to the ground-line or ground-plane.

1) The CAN interface lines are assigned to port P9 under software control.

Functional Description

2 Kbytes of on-chip Dual-Port RAM (DPRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks. A register bank can consist of up to 16 word wide (R0 to R15) and/or byte wide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

The upper 256 bytes of the DPRAM are directly bit addressable. When used by a GPR, any location in the DPRAM is bit addressable.

1024 bytes (2 × 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are word wide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the XC166 Family. Therefore, they should either not be accessed, or written with zeros, to ensure upward compatibility.

Table 3 XC164CM Memory Map

Address Area	Start Loc.	End Loc.	Area Size ¹⁾	Notes
Flash register space	FF'F000 _H	FF'FFFF _H	4 Kbytes	2)
Reserved (Acc. trap)	F8'0000 _H	FF'FFFF _H	508 Kbytes	–
Reserved for PSRAM	E0'0800 _H	F7'FFFF _H	< 1.5 Mbytes	Minus PSRAM
Program SRAM	E0'0000 _H	E0'07FF _H	2 Kbytes	–
Reserved for pr. mem.	C2'0000 _H	DF'FFFF _H	< 2 Mbytes	Minus Flash
Program Flash	C0'0000 _H	C1'FFFF _H	128 Kbytes	XC164CM-16F
	C0'0000 _H	C0'FFFF _H	64 Kbytes	XC164CM-8F
	C0'0000 _H	C0'7FFF _H	32 Kbytes	XC164CM-4F
Reserved	20'0800 _H	BF'FFFF _H	< 10 Mbytes	Minus TwinCAN
TwinCAN registers	20'0000 _H	20'07FF _H	2 Kbytes	Accessed via EBC
Reserved	01'0000 _H	1F'FFFF _H	< 2 Mbytes	Minus segment 0
SFR area	00'FE00 _H	00'FFFF _H	0.5 Kbyte	–
Dual-Port RAM	00'F600 _H	00'FDFF _H	2 Kbytes	–
Reserved for DPRAM	00'F200 _H	00'F5FF _H	1 Kbyte	–
ESFR area	00'F000 _H	00'F1FF _H	0.5 Kbyte	–
XSFR area	00'E000 _H	00'FFFF _H	4 Kbytes	–
Reserved	00'D000 _H	00'DFFF _H	6 Kbytes	–
Data SRAM	00'C000 _H	00'CFFF _H	4 Kbytes	3)
Reserved for DSRAM	00'8000 _H	00'BFFF _H	16 Kbytes	–
Reserved	00'0000 _H	00'7FFF _H	32 Kbytes	–

1) The areas marked with "<" are slightly smaller than indicated, see column "Notes".

3.2 Central Processing Unit (CPU)

The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply and divide unit, a bit-mask generator, and a barrel shifter.




Figure 4 CPU Block Diagram

Based on these hardware provisions, most of the XC164CM's instructions can be executed in just one machine cycle which requires 25 ns at 40 MHz CPU clock. For

Functional Description

example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. Also multiplication and most MAC instructions execute in one single cycle. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: for example, a 32-/16-bit division is started within 4 cycles, while the remaining 15 cycles are executed in the background. Another pipeline optimization, the branch target prediction, allows eliminating the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 word wide GPRs each at its disposal. One of these register banks is physically allocated within the on-chip DPRAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided as a storage for temporary data. The system stack can be allocated to any location within the address space (preferably in the on-chip RAM area), and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient XC164CM instruction set which includes the following instruction classes:

- Standard Arithmetic Instructions
- DSP-Oriented Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.

3.3 Interrupt System

With an interrupt response time of typically 8 CPU clocks (in case of internal program execution), the XC164CM is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the XC164CM supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source, or the destination pointer, or both. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The XC164CM has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bit field exists for each of the possible interrupt nodes. Via its related register, each node can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt nodes has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge, or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Table 4 shows all of the possible XC164CM interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not assigned to peripherals (unassigned nodes), may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).

Functional Description
Table 4 XC164CM Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Control Register	Vector Location ¹⁾	Trap Number
CAN5	CAN_5IC	xx'0168 _H	5A _H / 90 _D
CAN6	CAN_6IC	xx'016C _H	5B _H / 91 _D
CAN7	CAN_7IC	xx'0170 _H	5C _H / 92 _D
RTC	RTC_IC	xx'0174 _H	5D _H / 93 _D
Unassigned node	—	xx'0040 _H	10 _H / 16 _D
Unassigned node	—	xx'0044 _H	11 _H / 17 _D
Unassigned node	—	xx'0048 _H	12 _H / 18 _D
Unassigned node	—	xx'004C _H	13 _H / 19 _D
Unassigned node	—	xx'0050 _H	14 _H / 20 _D
Unassigned node	—	xx'0054 _H	15 _H / 21 _D
Unassigned node	—	xx'0058 _H	16 _H / 22 _D
Unassigned node	—	xx'005C _H	17 _H / 23 _D
Unassigned node	—	xx'0078 _H	1E _H / 30 _D
Unassigned node	—	xx'007C _H	1F _H / 31 _D
Unassigned node	—	xx'0080 _H	20 _H / 32 _D
Unassigned node	—	xx'0084 _H	21 _H / 33 _D
Unassigned node	—	xx'00FC _H	3F _H / 63 _D
Unassigned node	—	xx'0100 _H	40 _H / 64 _D
Unassigned node	—	xx'0104 _H	41 _H / 65 _D
Unassigned node	—	xx'012C _H	4B _H / 75 _D
Unassigned node	—	xx'0160 _H	58 _H / 88 _D

- 1) Register VECSEG defines the segment where the vector table is located to.
 Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.

Functional Description

The XC164CM also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 5 shows all of the possible exceptions or error conditions that can arise during run-time:

Table 5 Hardware Trap Summary

Exception Condition	Trap Flag	Trap Vector	Vector Location ¹⁾	Trap Number	Trap Priority
Reset Functions: - Hardware Reset - Software Reset - W-dog Timer Overflow	—	RESET RESET RESET	xx'0000 _H xx'0000 _H xx'0000 _H	00 _H 00 _H 00 _H	III III III
Class A Hardware Traps: - Non-Maskable Interrupt - Stack Overflow - Stack Underflow - Software Break	NMI STKOF STKUF SOFTBRK	NMITRAP STOTRAP STUTRAP SBRKTRAP	xx'0008 _H xx'0010 _H xx'0018 _H xx'0020 _H	02 _H 04 _H 06 _H 08 _H	II II II II
Class B Hardware Traps: - Undefined Opcode - PMI Access Error - Protected Instruction Fault - Illegal Word Operand Access	UNDOPC PACER PRTFLT ILLOPA	BTRAP BTRAP BTRAP BTRAP	xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H	0A _H 0A _H 0A _H 0A _H	I I I I
Reserved	—	—	[2C _H - 3C _H]	[0B _H - 0F _H]	—
Software Traps TRAP Instruction	—	—	Any [xx'0000 _H - xx'01FC _H] in steps of 4 _H	Any [00 _H - 7F _H]	Current CPU Priority

1) Register VECSEG defines the segment where the vector table is located to.
 Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.

3.5 Capture/Compare Unit (CAPCOM2)

The CAPCOM unit supports generation and control of timing sequences on up to 16 channels with a maximum resolution of 1 system clock cycle (8 cycles in staggered mode). The CAPCOM unit is typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PWM), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Two 16-bit timers (T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to the application specific requirements. In addition, an external count input for CAPCOM timer T7 allows event scheduling for the capture/compare registers relative to external events.

The capture/compare register array contains 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer (T7 or T8, respectively), and programmed for capture or compare function.

10 registers of the CAPCOM2 module have each one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

Table 6 Compare Modes (CAPCOM2)

Compare Modes	Function
Mode 0	Interrupt-only compare mode; Several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; Several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; Only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare timer overflow; Only one compare event per timer period is generated
Double Register Mode	Two registers operate on one pin; Pin toggles on each compare match; Several compare events per timer period are possible
Single Event Mode	Generates single edges or pulses; Can be used with any compare mode

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare

3.6 The Capture/Compare Unit CAPCOM6

The CAPCOM6 unit supports generation and control of timing sequences on up to three 16-bit capture/compare channels plus one independent 10-bit compare channel.

In compare mode the CAPCOM6 unit provides two output signals per channel which have inverted polarity and non-overlapping pulse transitions (deadtime control). The compare channel can generate a single PWM output signal and is further used to modulate the capture/compare output signals.

In capture mode the contents of compare timer T12 is stored in the capture registers upon a signal transition at pins CCx.

Compare timers T12 (16-bit) and T13 (10-bit) are free running timers which are clocked by the prescaled system clock.




Figure 6 CAPCOM6 Block Diagram

For motor control applications both subunits may generate versatile multichannel PWM signals which are basically either controlled by compare timer T12 or by a typical hall sensor pattern at the interrupt inputs (block commutation).

3.8 Real Time Clock

The Real Time Clock (RTC) module of the XC164CM is directly clocked via a separate clock driver with the prescaled on-chip main oscillator frequency ($f_{\text{RTC}} = f_{\text{OSCM}}/32$). It is therefore independent from the selected clock generation mode of the XC164CM.

The RTC basically consists of a chain of divider blocks:

- A selectable 8:1 divider (on - off)
- The reloadable 16-bit timer T14
- The 32-bit RTC timer block (accessible via registers RTCH and RTCL), made of:
 - a reloadable 10-bit timer
 - a reloadable 6-bit timer
 - a reloadable 6-bit timer
 - a reloadable 10-bit timer

All timers count up. Each timer can generate an interrupt request. All requests are combined to a common node request.




Figure 9 RTC Block Diagram

Note: The registers associated with the RTC are not affected by a reset in order to maintain the correct system time even when intermediate resets are executed.

Functional Description

The RTC module can be used for different purposes:

- System clock to determine the current time and date, optionally during idle mode, sleep mode, and power down mode
- Cyclic time based interrupt, to provide a system time tick independent of CPU frequency and other resources, e.g. to wake up regularly from idle mode
- 48-bit timer for long term measurements (maximum timespan is > 100 years)
- Alarm interrupt for wake-up on a defined time

3.9 A/D Converter

For analog signal measurement, a 10-bit A/D converter with 14 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable (in two modes) and can thus be adjusted to the external circuitry. The A/D converter can also operate in 8-bit conversion mode, where the conversion time is further reduced.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the XC164CM supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the prespecified channels are repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital input stages under software control. This can be selected for each pin separately via register P5DIDIS (Port 5 Digital Input Disable).

The Auto-Power-Down feature of the A/D converter minimizes the power consumption when no conversion is in progress.

3.12 TwinCAN Module

The integrated TwinCAN module handles the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip TwinCAN module can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

Two Full-CAN nodes share the TwinCAN module's resources to optimize the CAN bus traffic handling and to minimize the CPU load. The module provides up to 32 message objects, which can be assigned to one of the CAN nodes and can be combined to FIFO-structures. Each object provides separate masks for acceptance filtering.

The flexible combination of Full-CAN functionality and FIFO architecture reduces the efforts to fulfill the real-time requirements of complex embedded control applications. Improved CAN bus monitoring functionality as well as the number of message objects permit precise and comfortable CAN bus traffic handling.

Gateway functionality allows automatic data exchange between two separate CAN bus systems, which reduces CPU load and improves the real time behavior of the entire system.

The bit timing for both CAN nodes is derived from the master clock and is programmable up to a data rate of 1 Mbit/s. Each CAN node uses two pins of Port 9 to interface to an external bus transceiver. The interface pins are assigned via software.




Figure 10 TwinCAN Module Block Diagram

3.15 Clock Generation

The Clock Generation Unit uses a programmable on-chip PLL with multiple prescalers to generate the clock signals for the XC164CM with high flexibility. The master clock f_{MC} is the reference clock signal, and is used for TwinCAN and is output to the external system. The CPU clock f_{CPU} and the system clock f_{SYS} are derived from the master clock either directly (1:1) or via a 2:1 prescaler ($f_{SYS} = f_{CPU} = f_{MC} / 2$). See also [Section 4.4.1](#).

The on-chip oscillator can drive an external crystal or accepts an external clock signal. The oscillator clock frequency can be multiplied by the on-chip PLL (by a programmable factor) or can be divided by a programmable prescaler factor.

If the bypass mode is used (direct drive or prescaler) the PLL can deliver an independent clock to monitor the clock signal generated by the on-chip oscillator. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the Oscillator Watchdog (OWD) activates the PLL Unlock/OWD interrupt node and supplies the CPU with an emergency clock, the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

The oscillator watchdog can be disabled by switching the PLL off. This reduces power consumption, but also no interrupt request will be generated in case of a missing oscillator clock.

Electrical Parameters
Table 13 Power Consumption XC164CM (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Condition
		Min.	Max.		
Power supply current (active) with all peripherals active	I_{DDI}	—	$15 + 2.6 \times f_{CPU}$	mA	f_{CPU} in [MHz] ¹⁾²⁾ , -16F derivatives
		—	$10 + 2.6 \times f_{CPU}$	mA	f_{CPU} in [MHz] ¹⁾²⁾ , -4F/8F derivatives
Pad supply current	I_{DDP}	—	5	mA	³⁾
Idle mode supply current with all peripherals active	I_{IDX}	—	$15 + 1.2 \times f_{CPU}$	mA	f_{CPU} in [MHz] ²⁾ , -16F derivatives
		—	$10 + 1.2 \times f_{CPU}$	mA	f_{CPU} in [MHz] ²⁾ , -4F/8F derivatives
Sleep and Power down mode supply current caused by leakage ⁴⁾	I_{PDL} ⁵⁾	—	$84,000 \times e^{-\alpha}$	mA	$V_{DDI} = V_{DDI_{max}}$ ⁶⁾ T_J in [°C] $\alpha = 4380 / (273 + T_J)$ -16F derivatives
		—	$128,000 \times e^{-\alpha}$	mA	$\alpha = 4670 / (273 + T_J)$ -4F/8F derivatives
Sleep and Power down mode supply current caused by leakage and the RTC running, clocked by the main oscillator ⁴⁾	I_{PDM} ⁷⁾	—	$0.6 + 0.02 \times f_{OSC} + I_{PDL}$	mA	$V_{DDI} = V_{DDI_{max}}$ f_{OSC} in [MHz]

- 1) During Flash programming or erase operations the supply current is increased by max. 5 mA.
- 2) The supply current is a function of the operating frequency. This dependency is illustrated in [Figure 11](#). These parameters are tested at $V_{DDI_{max}}$ and maximum CPU clock frequency with all outputs disconnected and all inputs at V_{IL} or V_{IH} .
- 3) The pad supply voltage pins (V_{DDP}) mainly provides the current consumed by the pin output drivers. A small amount of current is consumed even though no outputs are driven, because the drivers' input stages are switched and also the Flash module draws some power from the V_{DDP} supply.
- 4) The total supply current in Sleep and Power down mode is the sum of the temperature dependent leakage current and the frequency dependent current for RTC and main oscillator.
- 5) This parameter is determined mainly by the transistor leakage currents. This current heavily depends on the junction temperature (see [Figure 13](#)). The junction temperature T_J is the same as the ambient temperature T_A if no current flows through the port output drivers. Otherwise, the resulting temperature difference must be taken into account.
- 6) All inputs (including pins configured as inputs) at 0 V to 0.1 V or at $V_{DDP} - 0.1$ V to V_{DDP} , all outputs (including pins configured as outputs) disconnected. This parameter is tested at 25 °C and is valid for $T_J \geq 25$ °C.
- 7) This parameter is determined mainly by the current consumed by the oscillator switched to low gain mode (see [Figure 12](#)). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The given values refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.

Electrical Parameters

Sample time and conversion time of the XC164CM's A/D Converter are programmable. In compatibility mode, the above timing can be calculated using [Table 15](#). The limit values for f_{BC} must not be exceeded when selecting ADCTC.

Table 15 A/D Converter Computation Table¹⁾

ADCON.15 14 (ADCTC)	A/D Converter Basic Clock f_{BC}	ADCON.13 12 (ADSTC)	Sample Time t_s
00	$f_{SYS} / 4$	00	$t_{BC} \times 8$
01	$f_{SYS} / 2$	01	$t_{BC} \times 16$
10	$f_{SYS} / 16$	10	$t_{BC} \times 32$
11	$f_{SYS} / 8$	11	$t_{BC} \times 64$

1) These selections are available in compatibility mode. An improved mechanism to control the ADC input clock can be selected.

Converter Timing Example:

Assumptions: $f_{SYS} = 40$ MHz (i.e. $t_{SYS} = 25$ ns), ADCTC = '01', ADSTC = '00'

Basic clock $f_{BC} = f_{SYS} / 2 = 20$ MHz, i.e. $t_{BC} = 50$ ns

Sample time $t_s = t_{BC} \times 8 = 400$ ns

Conversion 10-bit:

With post-calibr. $t_{C10P} = 52 \times t_{BC} + t_s + 6 \times t_{SYS} = (2600 + 400 + 150)$ ns = 3.15 μ s

Post-calibr. off $t_{C10} = 40 \times t_{BC} + t_s + 6 \times t_{SYS} = (2000 + 400 + 150)$ ns = 2.55 μ s

Conversion 8-bit:

With post-calibr. $t_{C8P} = 44 \times t_{BC} + t_s + 6 \times t_{SYS} = (2200 + 400 + 150)$ ns = 2.75 μ s

Post-calibr. off $t_{C8} = 32 \times t_{BC} + t_s + 6 \times t_{SYS} = (1600 + 400 + 150)$ ns = 2.15 μ s

4.4 AC Parameters

These parameters describe the dynamic behavior of the XC164CM.

4.4.1 Definition of Internal Timing

The internal operation of the XC164CM is controlled by the internal master clock f_{MC} .

The master clock signal f_{MC} can be generated from the oscillator clock signal f_{OSC} via different mechanisms. The duration of master clock periods (TCMs) and their variation (and also the derived external timing) depend on the used mechanism to generate f_{MC} . This influence must be regarded when calculating the timings for the XC164CM.




Figure 15 Generation Mechanisms for the Master Clock

Note: The example for PLL operation shown in [Figure 15](#) refers to a PLL factor of 1:4, the example for prescaler operation refers to a divider factor of 2:1.




Figure 19 PG-TQFP-64-8 (Plastic Thin Quad Flat Package),
 valid for the -4F/8F derivatives

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <http://www.infineon.com/products>

Dimensions in mm.

Table 20 Package Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
PG-LQFP-64-4					
Thermal resistance junction to case	$R_{\Theta JC}$	—	8	K/W	—
Thermal resistance junction to leads	$R_{\Theta JL}$	—	23	K/W	—
PG-TQFP-64-8					
Thermal resistance junction to case	$R_{\Theta JC}$	—	9	K/W	—
Thermal resistance junction to leads	$R_{\Theta JL}$	—	19	K/W	—