



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are analyzared to

## Details

·XF

Details	
Product Status	Obsolete
Applications	Intelligent LED Driver
Core Processor	M8C
Program Memory Type	FLASH (16KB)
Controller Series	CY8CLED
RAM Size	1K x 8
Interface	DALI, DMX512, I <sup>2</sup> C, IrDA, SPI, UART/USART
Number of I/O	14
Voltage - Supply	4.75V ~ 5.25V
Operating Temperature	-40°C ~ 105°C
Mounting Type	Surface Mount
Package / Case	56-VFQFN Exposed Pad
Supplier Device Package	56-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8cled01d01-56ltxq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 2. Contents

Logic Block Diagrams	. 3
PowerPSoC Functional Overview	. 9
Power Peripherals	. 9
Hysteretic Controllers	
Low Side N-Channel FETs	10
External Gate Drivers	10
Dimming Modulation Schemes	10
Current Sense Amplifier	10
Voltage Comparators	11
Reference DACs	11
Built-in Switching Regulator	11 11
Analog Multiplexer Digital Multiplexer	12
Function Pins (FN0[0:3])	12
	. –
PSoC Core Digital System	<b>13</b> 13
Analog System	13 13
Analog Multiplexer System	13
Additional System Resources	14
Applications	
PowerPSoC Device Characteristics	
	18
Application Notes	18
Development Kits Training	18 18
CYPros Consultants	10 18
Technical Support	18
	-
	18
PSoC Designer Software Subsystems In-Circuit Emulator	18 19
	19
Pin Information CY8CLED04D0x 56-Pin Part Pinout (without OCD) CY8CLED04G01 56-Pin Part Pinout (without OCD) CY8CLED04DOCD1 56-Pin Part Pinout (with OCD) CY8CLED03D0x 56-Pin Part Pinout (without OCD) CY8CLED03G01 56-Pin Part Pinout (without OCD) CY8CLED02D01 56-Pin Part Pinout (without OCD)	20 21 22 23 24
CY8CLED01D01 56-Pin Part Pinout (without OCD)	
Register General Conventions Abbreviations Used Register Naming Conventions Register Mapping Tables	27 27

Register Map Bank 0 Table	
Register Map Bank 1 Table: User Space	
Electrical Specifications	
Operating Temperature	
Electrical Characteristics	
System Level	
Chip Level	
Power Peripheral Low Side N-Channel FET	
Power Peripheral External Power FET Driver	
Power Peripheral Hysteretic Controller	
Power Peripheral Comparator	
Power Peripheral Current Sense Amplifier Power Peripheral PWM/PrISM/DMM Specification	37
Table	38
Power Peripheral Reference DAC Specification	39
Power Peripheral Built-in Switching Regulator	39
General Purpose I/O / Function Pin I/O	
PSoC Core Operational Amplifier Specifications	
PSoC Core Low Power Comparator	
PSoC Core Analog Output Buffer	
PSoC Core Analog Reference	
PSoC Core Analog Block	
PSoC Core POR and LVD PSoC Core Programming Specifications	
PSoC Core Digital Block Specifications	
PSoC Core I2C Specifications	
Ordering Information	
Ordering Code Definitions	
Packaging Information	
Packaging Dimensions	
Thermal Impedance	
Solder Reflow Peak Temperature	
Acronyms	53
Document Conventions	53
Units of Measure	53
Document History Page	55
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community Technical Support	
	00






Figure 3-2. CY8CLED04G01 Logic Block Diagram







Figure 3-5. CY8CLED02D01 Logic Block Diagram



## Figure 5-2. Current Waveforms



The minimum on-time and off-time circuits in the PowerPSoC prevent oscillations at very high frequencies, which can be very destructive to output switches.

## 5.2 Low Side N-Channel FETs

The internal low side N-Channel FETs are designed to enhance system integration. The low side N-Channel FETs include the following key features:

- Drive capability up to 1 A
- Switching times of 20 ns (rise and fall times) to ensure high efficiency (more than 90%)
- Drain source voltage rating 32 V
- Low R<sub>DS(ON)</sub> to ensure high efficiency
- Switching frequency up to 2 MHz

## 5.3 External Gate Drivers

These gate drivers enable the use of external FETs with higher current capabilities or lower  $R_{DS(ON)}$ . The external gate drivers directly drive MOSFETs that are used in switching applications. The gate driver provides multiple programmable drive strength steps to enable improved EMI management. The external gate drivers include the following key features:

- Programmable drive strength options (25%, 50%, 75%, 100%) for EMI management
- Rise and fall times at 55 ns with 4 nF load

## 5.4 Dimming Modulation Schemes

There are three dimming modulation schemes available with the PowerPSoC. The configurable modulation schemes are:

- Precise intensity signal modulation (PrISM)
- Delta Sigma modulation mode (DMM)
- Pulse-width modulation (PWM)

#### 5.4.1 PrISM Mode Configuration

- High resolution operation up to 16 bits
- Dedicated PrISM module enables customers to use core PSoC digital blocks for other needs
- Clocking up to 48 MHz
- Selectable output signal density
- Reduced EMI

The PrISM mode compares the output of a pseudo-random counter with a signal density value. The comparator output asserts when the count value is less than or equal to the value in the signal density register.

#### 5.4.2 DMM Mode Configuration

- High resolution operation up to 16 bits
- Configurable output frequency and delta sigma modulator width to trade off repeat rates versus resolution
- Dedicated DMM module enables customers to use PSoC digital blocks for other uses
- Clocking up to 48 MHz

The DMM modulator consists of a 12-bit PWM block and a 4-bit delta sigma modulator (DSM) block. The width of the PWM, the width of the DMM, and the clock defines the output frequency. The duty cycle of the PWM output is dithered by using the DSM block which has a user-selectable resolution up to 4 bits.

#### 5.4.3 PWM Mode Configuration

- High resolution operation up to 16 bits
- User programmable period from 1 to 65535 clocks
- Dedicated PWM module enables customers to use core PSoC digital blocks for other use
- Interrupt on rising edge of the output or terminal count
- Precise PWM phase control to manage system current edges
- Phase synchronization among the four channels
- PWM output can be aligned to left, right, or center

The PWM features a down counter and a pulse width register. A comparator output is asserted when the count value is less than or equal to the value in the pulse width register.

## 5.5 Current Sense Amplifier

The high side current sense amplifiers provide a differential sense capability to sense the voltage across current sense resistors in lighting systems. The current sense amplifier includes the following key features:

- Operation with high common mode voltage to 32 V
- High common mode rejection ratio
- Programmable bandwidth to optimize system noise immunity

An off-chip resistor  $R_{sense}$  is used for high side current measurement as shown in Figure 5-3. on page 11. The output of the current sense amplifier goes to the power peripherals analog multiplexer where, you select the hysteretic controller to which



## 6. PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable general purpose I/O(GPIO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20 vectors to simplify programming of real time embedded events. The program execution is timed and protected using the included sleep and watchdog timers (WDT) time and protect program execution.

Memory encompasses 16 K of flash for program storage, 1 K of SRAM for data storage, and up to 2 K of EEPROM emulated using the flash. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz internal main oscillator (IMO) accurate to 4 percent over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PowerPSoC device.

PowerPSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

## 6.1 Digital System

The digital system contains eight digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.

Digital peripheral configurations include:


- DMX512
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I<sup>2</sup>C master, slave, and multi-master
- Cyclical redundancy checker/generator (8 to 32 bit)
- IrDA
- Pseudo random sequence generators (8 to 32 bit)


**Note** The DALI interface is supported through the use of a combination of the above mentioned user modules. For more details on the exact configuration and an example project, refer to the application note, PowerPSoC Firmware Design Guidelines, Lighting Control Interfaces - AN51012.

The digital blocks can be connected to any GPIO through a series of global buses that route any signal to any pin. The buses

also allow signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

There are four digital blocks in each row. This allows optimum choice of system resources for your application.





## 6.2 Analog System


The analog system contains six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PowerPSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (up to 2, with 6 to 12-bit resolution, selectable as incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6 to 9-bit resolution)
- Multiplying DACs (up to 2, with 6 to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC core resource)
- 1.3 V reference (as a system resource)
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible



Analog blocks are arranged in two columns of three blocks each, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 6-2. on page 14.





Microcontroller Interface (Address Bus, Data Bus, Etc.)

## 6.3 Analog Multiplexer System

The Analog Mux Bus connects to every GPIO pin in ports 0 to 2. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. It can be split into two sections for simultaneous dual-channel processing. An additional analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive

measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing
- Crosspoint connection between any I/O pin combinations

Like other PSoC devices, PowerPSoC has specific pins allocated to the reference capacitor (Ref Cap) and modulation resistor (Mod resistor). These are indicated in the device pinouts (Section 13). For more details on capacitive sensing, see the design guide, Getting Started With CapSense. Apart from these, there are a number of application notes on Capacitive Sensing on the Cypress webbiest. The PowerPSoC Technical Reference Manual provides details on the analog system configuration that enables all I/Os in the device to be CapSense inputs.

#### 6.4 Additional System Resources

System resources provide additional capability useful in complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each resource follow.

- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math and digital filters.
- A decimator provides a custom hardware filter for digital signal processing applications including creation of delta sigma ADCs.
- Low-voltage detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (power on reset) circuit eliminates the need for a system supervisor.
- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. The designer can generate additional clocks using digital PSoC blocks as clock dividers.
- The I<sup>2</sup>C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master applications are supported.
- An internal 1.3 V reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.



## 7. Applications

The PowerPSoC family of devices can be used to add hysteretic current control capability to power applications. The devices can be used to control current in devices such as LEDs, heating elements, and solenoids. For LED applications, all high-brightness LEDs (HBLEDs) can be controlled using the PowerPSoC. The following figures show examples of applications in which the PowerPSoC family of devices adds intelligent power control for power applications.




Figure 7-1. LED Lighting with RGGB Color Mixing Configured as Floating Load Buck Converter



## 12.2 CY8CLED04G01 56-Pin Part Pinout (without OCD)

The CY8CLED04G01 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Pin		Туре				Fig	ure 1	2-2. CY	8CLED0	4G01 5	6-Pin PowerPSoC Device
No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description						
1	I/O	I		P1[0]	GPIO/I <sup>2</sup> C SDA (Secondary)/ ISSP SDATA						
2	I/O	I		P2[2]	GPIO/Direct Switch Cap connection				QF	N Top	View
3	I/O	I/O		P0[3]	GPIO/Analog Input (Column 0)/ Analog Output (Column 0)					-	
4	I/O	I/O		P0[5]	GPIO/Analog Input (Column 0)/ Analog Output (Column 1)/ Capsense Ref Cap			_	P1[4] VSS VDD P0[4] CSN1		
5	I/O	I		P0[7]	GPIO/Analog Input (Column 0)/ Capsense Ref Cap			P1[0] = 1	56 55 54 53 53	511 50 49 48	42 PGND0
5	I/O	I		P1[1]	GPIO/I <sup>2</sup> C SCL (Secondary)/ ISSP SCLK			P2[2] = 2 P0[3] = 3 P0[5] = 4			41= GD0 40= DNC 39= PGND1
7	I/O	I		P1[5]	GPIO/I <sup>2</sup> C SDA (Primary)			P0[7] 5		111	39 <b>=</b> PGND1 38 <b>=</b> GD1
3	I/O	I		P1[7]	GPIO/I <sup>2</sup> C SCL (Primary)			P1[1] = 6	( / ) f	Indea	37 DNC
)				V <sub>SS</sub>	Digital Ground			P1[5] <b>9</b> 7 P1[7] <b>9</b> 8	1/7	644	36= DNC
0				NC	No Connect			VSS 9	111		35 <b>=</b> GD2 34 <b>=</b> PGND2
1				NC	No Connect	1		NC = 10		111	33= DNC
2				NC	No Connect			NC = 11 NC = 12		111	32= GD3
3				NC	No Connect	1				111	31 PGND3 30 GDVSS
4				XRES	External Reset	1		XRES 14	L .	0 - 0 -	29 GDVDD
5				V <sub>DD</sub>	Digital Power Supply	1					
6				V <sub>SS</sub>	Digital Ground				VDD VS S VSS VDD SN 2	P2 P3 N3	SREGEB SREGCSP SREGCSP SREGCSP SREGLVIN
7				AV <sub>SS</sub>	Analog Ground				CSI AC	CONCON	BHA 2000
8				AV <sub>DD</sub>	Analog Power Supply					Ű.	SRE SRE SRE SRE SRE
9				CSN2	Current Sense Negative Input 2					RS	0,0,0,0
20				CSP2	Current Sense Positive Input and Power Supply - CSA2						
21				CSP3	Current Sense Positive Input and Power Supply - CSA3			* C	Connect E	Exposed	l Pad to PGNDx
22			I	CSN3	Current Sense Negative Input 3						
23				SREGCOMP	Voltage Regulator Error Amp Comp						
24			1	SREGFB	Regulator Voltage Mode Feedback Node						
25			I	SREGCSN	Current Mode Feedback Negative						
26				SREGCSP	Current Mode Feedback Positive						
27			0	SREGSW	Switch Mode Regulator OUT						
8				SREGHVIN	Switch Mode Regulator IN			-			
29				GDV <sub>DD</sub>	Gate Driver Power Supply	Pin	District	Туре		Name	Description
80				GDV <sub>SS</sub>	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals		2000101011
1				PGND3 <sup>[3]</sup>	Power FET Ground 3	44				GDV <sub>DD</sub>	Gate Driver Power Supply
2			0	GD3	External Low Side Gate Driver 3	45			I/O	FN0[0]	Function I/O
3				DNC <sup>[2]</sup>	Do Not Connect	46			I/O	FN0[1]	Function I/O
4				PGND2 <sup>[3]</sup>	Power FET Ground 2	47			I/O	FN0[2]	Function I/O
5			0	GD2	External Low Side Gate Driver 2	48			I/O	FN0[3]	Function I/O
6				DNC <sup>[2]</sup>	Do Not Connect	49			I	CSN0	Current Sense Negative Input 0
37				DNC <sup>[2]</sup>	Do Not Connect	50				CSP0	Current Sense Positive Input and Power Supply - CSA0
38			0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1
39				PGND1 <sup>[3]</sup>	Power FET Ground 1	52			I	CSN1	Current Sense Negative Input 1
40				DNC <sup>[2]</sup>	Do Not Connect	53	I/O	I		P0[4]	GPIO/Analog Input (Column 1) / Bandgap Output
1			0	GD0	External Low Side Gate Driver 0	54				V <sub>DD</sub>	Digital Power Supply
2				PGND0 <sup>[3]</sup>	Power FET Ground 0	55				V <sub>SS</sub>	Digital Ground
3				GDV <sub>SS</sub>	Gate Driver Ground	56	I/O	I		P1[4]	GPIO / External Clock Input

### Table 12-2. CY8CLED04G01 56-Pin Part Pinout (QFN)

#### Notes

Do Not Connect (DNC) pins must be left unconnected, or floating. Connecting these pins to power or ground may cause improper operation or failure of the device.
 All PGNDx pins must be connected to the ground plane on the PCB irrespective of whether the corresponding PowerPSoC channel is used or not.



# CY8CLED04D01/CY8CLED04D02/CY8CLED04G01 CY8CLED03D01/CY8CLED03D02/CY8CLED03G01 CY8CLED02D01/CY8CLED01D01

## 12.3 CY8CLED04DOCD1 56-Pin Part Pinout (with OCD)

The CY8CLED04DOCD1 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

		Type			, , , , , , , , , , , , , , , , , , ,	Figure 12-3. CY8CLED04DOCD1 56-Pin PowerPSoC De				1 56 Din BowerBSoC Dovice			
Pin No.	Digital	Type Analog	Power	Name	Description	Fig	ure 14	2-3. 61	OCLEDU4	IDOCD	1 56-PIN PowerPSoC Device		
<b>NO.</b>	Rows		Peripherals	P1[0]	GPIO/I <sup>2</sup> C SDA (Secondary)/	QFN Top View							
		•			ISSP SDATA					•			
2	I/O			P2[2]	GPIO/Direct Switch Cap connection				<b>=</b> ~ ~ <del>=</del>	5283			
3	I/O	I/O		P0[3]	GPIO/Analog Input (Column 0)/ Analog Output (Column 0)	P 1[4] V VDD V VSS V VSS V VSS V VDD VDD VDD VDD VDD VDD VDD VDD VDD V							
4	I/O	I/O		P0[5]	GPIO/Analog Input (Column 0)/ Analog Output (Column 1) / Capsense Ref Cap			P1[0]	1	53 51 50	42= PGND0 41= GD0		
5	I/O	I		P0[7]	GPIO/Analog Input (Column 0)/ Capsense Ref Cap			P0[3] <b>=</b> P0[5] <b>=</b>	4		40= SW0 39= PGND1		
6	I/O	I		P1[1]	GPIO/I <sup>2</sup> C SCL (Secondary)/ ISSP SCLK			P0[7] = P1[1] =	6 <b>1 1</b>	Éxpos	38= GD1 37= SW1		
7	I/O	1		P1[5]	GPIO/I <sup>2</sup> C SDA (Primary)			P1[5]			36 SW2		
8	I/O	1		P1[7]	GPIO/I <sup>2</sup> C SCL (Primary)			P1[7]		/ Fau	35 <b>=</b> GD2 34 <b>=</b> PGND2		
9				V <sub>SS</sub>	Digital Ground			OCDE		/ / /	33= SW3		
10	I/O			OCDE	On Chip Debugger Port					111	32 <b>=</b> GD3		
11	I/O			OCDO	On Chip Debugger Port					' <i>' ' ' '</i>	31 PGND3 30 GDVSS		
12	I/O			CCLK	On Chip Debugger Port			XRES			001/00		
13	I/O			HCLK	On Chip Debugger Port				112	5 2 2 2	© 7 9 9 10 8 29 GDVDD		
14	1			XRES	External Reset					9 0 0 g			
15				V <sub>DD</sub>	Digital Power Supply				VDD VSS AVSS AVDD	CSF	SREGCOMP SREGCER SREGCSN SREGCSN SREGCSN SREGSN SREGSN		
16				V <sub>SS</sub>	Digital Ground						S S S S S S S S S S S S S S S S S S S		
17				AV <sub>SS</sub>	Analog Ground						S S S S S S S S S S S S S S S S S S S		
18				AV <sub>DD</sub>	Analog Power Supply								
19			I	CSN2	Current Sense Negative Input 2								
20				CSP2	Current Sense Positive Input and Power Supply - CSA2			* C	Connect E	xposed	d Pad to PGNDx		
21				CSP3	Current Sense Positive Input and Power Supply - CSA3								
22			I	CSN3	Current Sense Negative Input 3								
23				SREGCOMP	Voltage Regulator Error Amp Comp								
24			I	SREGFB	Regulator Voltage Mode Feedback Node								
25			I	SREGCSN	Current Mode Feedback Negative								
26			I	SREGCSP	Current Mode Feedback Positive								
27			0	SREGSW	Switch Mode Regulator OUT								
28				SREGHVIN	Switch Mode Regulator IN								
29				GDV <sub>DD</sub>	Gate Driver Power Supply	Pin		Туре	•				
30				GDV <sub>SS</sub>	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description		
31				PGND3 <sup>[4]</sup>	Power FET Ground 3	44				GDV <sub>DD</sub>	Gate Driver Power Supply		
32			0	GD3	External Low Side Gate Driver 3	45			I/O	FN0[0]	Function I/O		
33				SW3	Power Switch 3	46			I/O	FN0[1]	Function I/O		
34				PGND2 <sup>[4]</sup>	Power FET Ground 2	47			I/O	FN0[2]	Function I/O		
35			0	GD2	External Low Side Gate Driver 2	48			I/O	FN0[3]	Function I/O		
36				SW2	Power Switch 2	49			I	CSN0	Current Sense Negative Input 0		
37				SW1	Power Switch 1	50				CSP0	Current Sense Positive Input and Power Supply - CSA0		
38			0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1		
39	1			PGND1 <sup>[4]</sup>	Power FET Ground 1	52				CSN1	Current Sense Negative Input 1		
40				SW0	Power Switch 0	53	I/O	I		P0[4]	GPIO/Analog Input (Column 1) / Bandgap Output		
41	1		0	GD0	External Low Side Gate Driver 0	54				V <sub>DD</sub>	Digital Power Supply		
42	l			PGND0 <sup>[4]</sup>	Power FET Ground 0	55				V <sub>SS</sub>	Digital Ground		
43	l			GDV <sub>SS</sub>	Gate Driver Ground	56	I/O	I		P1[4]	GPIO / External Clock Input		
					L								

## Table 12-3. CY8CLED04DOCD1 56-Pin Part Pinout (QFN)

#### Note

4. All PGNDx pins must be connected to the ground plane on the PCB irrespective of whether the corresponding PowerPSoC channel is used or not.



## 14. Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8CLED04D0X, CY8CLED04G01, CY8CLED03D0X, CY8CLED03G01, CY8CLED02D01, and CY8CLED01D01 of the PowerPSoC device family. For the most up to date electrical specifications, confirm that you have the most recent datasheet by going to the web at http://www.cypress.com/powerpsoc. Specifications for Industrial rated devices are valid for -40 °C  $\leq T_A \leq 85$  °C,  $T_J \leq 115$  °C and for Extended Temperature rated devices for -40 °C  $\leq T_A \leq 105$  °C,  $T_J \leq 125$  °C, except where noted.

## 14.1 Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. Not all user guidelines are production tested.

#### Table 14-1. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	-55	_	+115	°C	Higher storage temperatures reduces data retention time. Recommended storage temperature is 0 °C to 50 °C.
T <sub>A</sub>	Ambient temperature with power applied	-40 -40	-	+85 +105	° C	$T_J \le 115 \text{ °C}$ (industrial rated) $T_J \le 125 \text{ °C}$ (extended temperature rated)
V <sub>DD</sub> , AV <sub>DD</sub> , GDV <sub>DD</sub>	Supply voltage on $V_{DD},AV_{DD},and$ $GDV_{DD}$	-0.5	-	+6.0	V	Relative to $V_{SS}, AV_{SS},$ and $GDV_{SS}$ respectively
V <sub>IO</sub>	DC input voltage	V <sub>SS</sub> -0.5	-	V <sub>DD</sub> + 0.5	V	Applies only to GPIO and FN0 pins
V <sub>IO2</sub>	DC voltage applied to tristate	$V_{SS} - 0.5$	_	V <sub>DD</sub> + 0.5	V	
V <sub>FET</sub>	Maximum voltage from power Switch (SWx) to Power FET Ground (PGNDx)	-	_	36 <sup>[13]</sup>	V	PGNDx is connected to $\mathrm{GDV}_\mathrm{SS}$
V <sub>REGIN</sub>	Maximum voltage on SREGHVIN Pin relative to V <sub>SS</sub>	-	-	36 <sup>[13]</sup>	V	
V <sub>CSP</sub> ,V <sub>CSN</sub>	Maximum voltage applied to CSA pins relative to $V_{SS}$	-0.5	-	36 <sup>[13]</sup>	V	
V <sub>SENSE</sub>	Maximum input differential voltage across CSA input	-1.0	_	1.0	V	
I <sub>MAIO</sub>	Maximum current into any port pin configured as analog driver	-50	-	+50	mA	
I <sub>MIO</sub>	Maximum current into any port and function pin	-25	-	+50	mA	
LU	Latch up current	200	_	_	mA	JESD78A Conformal
ESD	Electrostatic discharge voltage	2000	-	-	V	Human Body Model ESD.
SR <sub>REGIN</sub>	Ramp rate for the SREGHVIN pin	-	_	32	V/µs	
SR <sub>CSP</sub>	Ramp rate for the CSPx pins	-	_	3.2	V/µs	
SR <sub>H</sub> V <sub>DD-FLB</sub>	High voltage supply ramp rate for floating load buck configuration	_	-	15	V/ms	For other topologies, to enable operation with faster ramp rates, or if the LED string voltage is < 6.5 V, see the <i>PowerPSoC</i> <i>Technical Reference Manual</i> .
SRV <sub>DD-EXT</sub>	External $V_{DD}$ supply ramp rate ( $V_{DD}$ , $AV_{DD}$ , and $GDV_{DD}$ pins)	-	-	0.2	V/μs	Applies only when powered by a source other than the Built-in Switching Regulator

Note

<sup>13.</sup> Stresses beyond the "Absolute Maximum Ratings" on page 30 may cause permanent damage to the device. You must ensure that the absolute maximum ratings are NEVER exceeded. Functional operation is not implied under any conditions beyond the "Electrical Characteristics" on page 31 onwards. Extended exposure to "Absolute Maximum Ratings" on page 30 may affect reliability of the device.



## 14.2 Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40 -40	-	+85 +105	℃ ℃	$T_J \leq 115~^\circ\text{C}$ (Industrial rated) $T_J \leq 125~^\circ\text{C}$ (extended temperature rated)
TJ	Junction temperature	-40 -40	-	+115 +125	℃ ℃	Industrial rated Extended Temperature rated

## **15. Electrical Characteristics**

## 15.1 System Level

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V,  $T_J \le 115$  °C for Industrial rated devices and 4.75 V to 5.25 V,  $T_J \le 125$  °C for Extended Temperature rated devices. Typical parameters apply to 5 V at 25 °C. These are for design guidance only.

Table 15-1. System Level Operating Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
f <sub>SW</sub>	Circuit switching frequency range for hysteretic control loop	0.02	-	2	MHz	
t <sub>D,MAX</sub>	Maximum delay time from CSA input to FET state change	-	-	100 115		$\begin{array}{l} \text{HV}_{\text{DD}} = 24 \text{ V}, \text{ I}_{\text{D}} = 1 \text{ A}, \text{ f}_{\text{SW}} = 2 \text{ MHz} \\ \text{(Industrial rated)} \\ \text{HV}_{\text{DD}} = 24 \text{ V}, \text{ I}_{\text{D}} = 1 \text{ A}, \text{ f}_{\text{SW}} = 2 \text{ MHz} \\ \text{(Extended Temperature rated)} \end{array}$
D	Output duty cycle for hysteretic controllers	5	-	95	%	f <sub>SW</sub> < 0.25 MHz
E	Power converter efficiency	90	95	-	%	$HV_{DD} = 24 V$ , $I_D = 1 A$ , $f_{SW} = 2 MHz$

## 15.2 Chip Level

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V,  $T_J \le 115$  °C for Industrial rated devices and 4.75 V to 5.25 V,  $T_J \le 125$  °C for Extended Temperature rated devices. Typical parameters apply to 5 V at 25 °C. These are for design guidance only.

Note See the PowerPSoC Technical Reference Manual for more information on the DPWMxPCF register

## Table 15-2. Chip Level DC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DD</sub> , AV <sub>DD,</sub> GDV <sub>DD</sub>	Digital, analog, and gate driver supply voltage range	4.75	-	5.25	V	All should be powered from the same source.
HV <sub>DD</sub>	Power converter high voltage supply range	7	_	32	V	
HV <sub>PINS</sub>	Voltage range for the CSPx and SREGHVIN pins	7	-	32	V	Not all pins need to be at the same voltage level.
IV <sub>DD</sub>	Supply current (V <sub>DD</sub> pins), IMO = 24 MHz	_	16	50	mA	Conditions are $V_{DD} = 5 \text{ V}$ , $T_J = 25 \text{ °C}$ , CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I <sub>A</sub> V <sub>DD</sub>	Supply current (AV <sub>DD</sub> pin)	-	-	25	mA	Conditions are $V_{DD} = 5 V$ , $T_J = 25 °C$ ,



### Table 15-2. Chip Level DC Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
I <sub>GD</sub> V <sub>DD</sub>	Supply current per channel (GDV <sub>DD</sub> pins)	_	-	25 100		Internal Power FET at 2 MHz External Gate Driver at 1 MHz,
I <sub>SB</sub>	Sleep (mode) current with POR, LVD, sleep timer, and WDT.	_	18	25	μA	$C_L = 4 \text{ nF at } V_{DD} = 5 \text{ V}$ $T_J = 25 \text{ °C}$ , Built-in Switching Regulator disabled,
		_	30	550	uА	DPWMxPCF = 0, Power Peripherals disabled, analog power = off $T_J = 115$ °C (Industrial rated) and
						$T_J = 125 \degree C$ (Extended Temperature rated), Built-in Switching Regulator disabled, DPWMxPCF = 0, Power Peripherals disabled, analog power = OFF

#### Table 15-3. Chip Level AC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
f <sub>IMO24</sub> <sup>[15]</sup>	Internal main oscillator frequency for 24 MHz	23.04	24	24.96	MHz	-
f <sub>CPU1</sub>	CPU frequency	0.093	24	24.96	MHz	-
f <sub>BLK</sub>	Digital PSoC Block frequency	0	48	49.92 <sup>[14]</sup>	MHz	Refer to "PSoC Core Digital Block Specifications" on page 48.
f <sub>32K1</sub>	Internal low-speed oscillator frequency	15	32	64	kHz	
f <sub>32K_U</sub>	Internal low-speed oscillator (ILO) untrimmed frequency	5	_	-	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the PowerPSoC Technical Reference Manual for details on timing this.
DCILO	Internal low speed oscillator duty cycle	20	50	80	%	_
Jitter <sub>32K</sub>	32 kHz period jitter	—	100	-	ns	-
Jitter <sub>24M1</sub>	24 MHz period jitter (IMO) peak-to-peak	_	600	-	ps	-
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	_	30	100	ms	Power up from 0 V. See the System Resets section of the PowerPSoC Technical Reference Manual.

Figure 15-1. 24 MHz Period Jitter (IMO) Timing Diagram



Notes

- 14. See the individual user module datasheets for information on maximum frequencies for user modules.
   15. The accuracy of the internal 24/48 MHz clocks is ± 5% over temperature variation and a voltage range of 5.0 V ± 0.25 V. No external components are required to achieve this level of accuracy. Refer to the Internal Main Oscillator (IMO) section in the PowerPSoC Technical Reference Manual.



## 15.3 Power Peripheral Low Side N-Channel FET

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V,  $T_J \leq 115$  °C for Industrial rated devices and 4.75 V to 5.25 V,  $T_J \leq 125$  °C for Extended Temperature rated devices. Typical parameters apply to 5 V at 25 °C. These are for design guidance only.


Table 15-4.	Low Side N	-Channel FE	ET DC S	pecifications
-------------	------------	-------------	---------	---------------

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DS</sub>	Operating drain to source voltage	-	-	32	V	
V <sub>DS,INST</sub>	Instantaneous drain source voltage	-	-	36	V	
I <sub>D</sub>	Average drain current		-	1 0.5	A A	CY8CLED04/3/2/1D01 devices CY8CLED04/3D02 devices
Idmax	Maximum instantaneous repetitive pulsed current	-	_	3 1.5	A	Less than 33% duty cycle for an average current of 1 A, $f_{SW} = 0.1$ MHz. CY8CLED04/3/2/1D01 devices Less than 33% duty cycle for an average current of 0.5 A, $f_{SW} = 0.1$ MHz. CY8CLED04/3D02 devices
R <sub>DS(ON)</sub>	Drain to source ON resistance	-	_	0.5 1	Ω Ω	$\begin{split} I_D &= 1 \text{ A, } \text{GDV}_{DD} = 5 \text{ V, } \text{T}_J = 25 \text{ °C} \\ \text{CY8CLED04/3/2/1D01 devices} \\ I_D &= 0.5 \text{ A, } \text{GDV}_{DD} = 5 \text{ V, } \text{T}_J = 25 \text{ °C} \\ \text{CY8CLED04/3D02 devices} \end{split}$
I <sub>DSS</sub>	Switching node to PGND leakage	-	_	10 250	μΑ μΑ	$T_J = 25 \text{ °C}$ $T_J = 115 \text{ °C}$ (Industrial rated) and $T_J$ = 125 °C (Extended Temperature rated)
I <sub>SFET</sub>	Supply current per channel - FET (internal gate driver)	_	_	6.25	mA	f <sub>SW</sub> = 2 MHz

## Table 15-5. Low Side N-Channel FET AC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>R</sub>	Rise time	-	١	20	ns	$I_{D} = 1 \text{ A}, \text{ R}_{D} = 32 \Omega$
t <sub>F</sub>	Fall time	-	-	20	ns	$I_{D} = 1 \text{ A}, \text{ R}_{D} = 32 \Omega$

## Figure 15-2. Low Side N-Channel FET Test Circuit for I<sub>DSS</sub>, t<sub>R, and</sub> t<sub>F</sub>





Symbol	Description	Min	Тур	Max	Units	Notes
$t_{ON}$ / $t_{OFF}$	Minimum ON/OFF timer					
	MONOSHOT < 1:0 > = 00	10	-	30	ns	
	MONOSHOT < 1:0 > = 01	20	-	60	ns	
	MONOSHOT < 1:0 > = 10	40	-	110	ns	
	MONOSHOT<1:0> = 11	-	_	_	ns	Timers disabled

#### **15.6 Power Peripheral Comparator**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V,  $T_J \le 115$  °C for Industrial rated devices and 4.75 V to 5.25 V,  $T_J \le 125$  °C for Extended Temperature rated devices. Typical parameters apply to 5 V at 25 °C. These are for design guidance only.


Table 15-10. Comparator DC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>IN</sub>	Input voltage range	0	-	V <sub>DD</sub>	V	-
V <sub>IO</sub>	Comparator input offset voltage			7.5 10	mV mV	1 V $\leq$ V <sub>ICM</sub> $\leq$ 3 V (Industrial rated) 1 V $\leq$ V <sub>ICM</sub> $\leq$ 3 V (Extended Temperature rated)
		-	-	15	mV	$0 V \le V_{ICM} \le V_{DD}$
V <sub>HYS</sub>	Hysteresis voltage	2.5 4.5		30 11		$0 \ V < V_{ICM} < V_{DD}$ 1.5 $V \leq V_{ICM} \leq 2.5 \ V$ (Industrial rated)
		4.5	_	13	mV	$1.5 \text{ V} \leq \text{V}_{ICM} \leq 2.5 \text{ V}$ (Extended Temperature rated)
V <sub>OVDRV</sub>	Overdrive voltage	5	-	-	mV	-
ISCOMP	Supply current - comparator	Ι	-	650	μA	-
V <sub>ICM,COMP</sub>	Comparator input common mode voltage range	0	_	V <sub>DD</sub>	V	_

## Table 15-11. Comparator AC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>D</sub>	Comparator delay time (FN0[x] pin to	-	150	-	ns	$V_{OVDRV} = 5 \text{ mV}, C_{L} = 10 \text{ pF} \text{ at}$
	FN0[x] pin)					$V_{DD} = 5 V$

## Figure 15-3. Comparator Timing Diagram





## 15.8 Power Peripheral PWM/PrISM/DMM Specification Table

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V,  $T_J \le 115$  °C for Industrial rated devices and 4.75 V to 5.25 V,  $T_J \le 125$  °C for Extended Temperature rated devices. Typical parameters apply to 5 V at 25 °C. These are for design guidance only. See the *PowerPSoC Technical Reference Manual* for more information on PWM/PrISM/DMM.

#### Table 15-14. PWM/PrISM/DMM DC Specifications


Symbol	Description	Min	Тур	Мах	Units	Notes
I <sub>S,Modulation</sub>	Supply current - PWM, PrISM, or DMM	_	Ι	5	mA	

#### Table 15-15. PWM/PrISM/DMM AC Specifications


Symbol	Description	Min	Тур	Max	Units	Notes
PWM Mode				•		
f <sub>RANGE16</sub>	PWM output frequency range 16-bit period	24,000,000/(256*2 <sup>16</sup> )	_	48,000,000/2 <sup>16</sup>	Hz	Period value = $2^{16}$ –1, Min: N = 255, Max: N = 0
f <sub>RANGE8</sub>	PWM output frequency range 8-bit period	24,000,000/(256*2 <sup>8</sup> )	_	48,000,000/2 <sup>8</sup>	Hz	Period value = $2^8 - 1$ , Min: N = 255, Max: N = 0
PrISM Mode				•		
f <sub>RANGE</sub>	PrISM output frequency range	24,000,000/(256*(2 <sup>M</sup> -1)	_	48,000,000/2	Hz	Min: N = 255, Maqx: N = 0, M = 2 to 16
DMM Mode						
f <sub>RANGE,Dimming</sub>	DMM dimming frequency range	24,000,000/ (256*Max DMM Period)	_	48,000,000/(Mi n DMM Period)	Hz	Min DMM Period: 2 (Right Aligned), 3 (Center Aligned), 4(Left Aligned) Max DMM Period: 2 <sup>12</sup> (Right Aligned), 8190 (Center Aligned), 2 <sup>12</sup> (Left Aligned)
f <sub>RANGE,Dither</sub>	DMM dither frequency range	(1/16)*(Min f <sub>RANGE,Dimming)</sub>	-	(15/16)*(Max f <sub>RANGE,Dimming)</sub>	Hz	



Figure 15-5. Built-in Switching Regulator Timing Diagram









## 15.12 PSoC Core Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V,  $T_J \le 115$  °C for Industrial rated devices and 4.75 V to 5.25 V,  $T_J \le 125$  °C for Extended Temperature rated devices. Typical parameters apply to 5 V at 25 °C. These are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

Table 15-23. Operational Amplifier DC Specifications
--

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = low, opamp bias = high Power = medium, opamp bias = high Power = high, opamp bias = high	- - - - -	1.6 1.6 1.3 1.3 1.2 1.2	10 15 8 13 7.5 12	mV mV mV mV mV	Industrial rated Extended temperature rated Industrial rated Extended temperature rated Industrial rated Extended temperature rated
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	7.0	35.0	μV / °C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins)	_	20	-	pA	Gross tested to 1 µA.
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Т <sub>Ј</sub> = 25 °С.
V <sub>CMOA</sub>	Common mode voltage range Common mode voltage range (high power or high opamp bias)	0.0 0.5	_	V <sub>DD</sub> V <sub>DD</sub> – 0.5	> >	The common-mode input voltage range is measured through an analog output buffer. The specifi- cation includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open loop gain Power = low, opamp bias = high Power = medium, opamp bias = high Power = high, opamp bias = high	60 60 80		_ _ _	dB dB dB	_
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals) Power = low, opamp bias = high Power = medium, opamp bias = high Power = high, opamp bias = high	V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.5		- - -	V V V	_
V <sub>OLOWOA</sub>	Low output voltage swing (internal signals) Power = low, opamp bias = high Power = medium, opamp bias = high Power = high, opamp bias = high	- - -		0.2 0.2 0.5	V V V	-
I <sub>SOA</sub> PSRR <sub>OA</sub>	Supply current (including associated analog output buffer) Power = low, opamp bias = low Power = low, opamp bias = high Power = medium, opamp bias = low Power = medium, opamp bias = high Power = high, opamp bias = low Power = high, opamp bias = high Supply voltage rejection ratio	- - - - - 52	400 500 800 1200 2400 4600 80	800 900 1000 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ βΒ	- $V_{SS} \le V_{IN} \le (V_{DD} - 2.25) \text{ or } (V_{DD} - 2.25)$
rskkoa	Supply voltage rejection ratio	52	80	_	uВ	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25) \text{ of } (V_{DD} - 1.25 \text{ V}) \le V_{IN} \le V_{DD}.$




## 15.20 PSoC Core I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V,  $T_J \leq 115$  °C for Industrial rated devices and 4.75 V to 5.25 V,  $T_J \leq 125$  °C for Extended Temperature rated devices. Typical parameters apply to 5 V at 25 °C. These are for design guidance only.

Table 15-35. AC	Characteristics of the I <sup>2</sup> C SDA and SCL F	<b>'</b> ins
-----------------	---	--------------

Symbol	Description	Standa	rd Mode	Fast I	Mode	Units	Notes
Symbol	Description	Min	Max	Min	Max	Units	Notes
f <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz	-
t <sub>HDSTAI2C</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	-	0.6	_	μs	-
t <sub>LOWI2C</sub>	LOW period of the SCL clock	4.7	-	1.3	-	μS	-
t <sub>HIGHI2C</sub>	HIGH period of the SCL clock	4.0	-	0.6	_	μS	-
t <sub>SUSTAI2C</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μS	-
t <sub>HDDATI2C</sub>	Data hold time	0	-	0	-	μS	-
t <sub>SUDATI2C</sub>	Data setup time	250	-	100 <sup>[21]</sup>	_	ns	-
t <sub>SUSTOI2C</sub>	Setup time for STOP condition	4.0	-	0.6	-	μS	-
t <sub>BUFI2C</sub>	Bus free time between a STOP and START condition	4.7	-	1.3	_	μS	-
t <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter.	_	_	0	50	ns	_

#### Figure 15-8. Definition of Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



Note


<sup>21.</sup> A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but the requirement t<sub>SUDATI2</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + t<sub>SUDATI2</sub> = 1000 + 250 = 1250 ns (according to the standard mode I<sup>2</sup>C bus specification) before the SCL line is released.



## 17. Packaging Information

### **Packaging Dimensions**

This section illustrates the package specification for the CY8CLED04D0X, CY8CLED04G01, CY8CLED03D0X, CY8CLED03G01, CY8CLED02D01, and CY8CLED01D01 along with the thermal impedance for the package and solder reflow peak temperatures. **Important Note** For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.



#### Figure 17-1. 56-Pin QFN (8 × 8 × 1.0 mm)

#### 17.1 Thermal Impedance

Package	Typical θ <sub>JA</sub> <sup>[22]</sup>
56 QFN <sup>[23]</sup>	16.6 °C/W

## 17.2 Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Package	Minimum Peak Temperature <sup>[24]</sup>	Maximum Peak Temperature
56 QFN	240 °C	260 °C

#### Notes

22.  $T_J = T_A + POWER \times \theta_{JA}$ 

<sup>23.</sup> To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane. The thermal model for Cypress's PowerPSoC family was simulated using a JESD51-7 standard FR4 PCB with four metal layers, 2 oz copper weight on outer layers, and 1 oz on inner layers. Thermal via array below the device is laid out according to package manufacturers' recommendations.

<sup>24.</sup> Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



## 20. Document History Page

	Document Number: 001-46319					
Revision	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	2506500	ANWA/ DSG	05/20/08	New datasheet.		
*A	2575708	ANWA/ AESA	10/01/08	<ol> <li>Updated Logic Block Diagram with AINX label and SREGFB pin.</li> <li>Updated Current Sense Amplifier Specification Table.</li> <li>Updated External Gate Driver Specification Table.</li> <li>Updated Register Table.</li> </ol>		
*В	2662774	KJV	02/19/09	Extensive changes made to content and electrical specifications.		
*C	2665155	KJV/PYRS	02/25/09	Updated Notes in electrical specifications.		
*D	2671254	KJV/PYRS	03/10/09	Updated sections 8, 9, and 10 on pages 14, 15, and 16.		
*E	2683506	VED	04/03/09	Release to the external web site.		
*F	2698529	KJV/PYRS	04/27/09	Updated Figure 15-2., and Figure 15-4		
*G	2735072	KJV	07/10/09	Added 1 and 2 channel part information.		
*H	2765369	KJV	09/17/09	Updated electrical specifications.		
*	2870389	FRE/PYRS	02/01/10	Updated Absolute Maximum Ratings, DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Added V <sub>REGINMAX</sub> absolute maximum specification. Modified t <sub>WRITE</sub> specification. Added I <sub>OH</sub> , I <sub>OL</sub> , DC <sub>ILO</sub> , f <sub>32K_U</sub> , t <sub>POWERUP</sub> , t <sub>ERASEALL</sub> , t <sub>PROGRAM_HOT</sub> , and t <sub>PROGRAM_COLD</sub> specifications Updated package diagram		
*J	2952677	FRE/UKK	06/15/10	Datasheet reviewed and updated with a view to improve clarity, readability an customer-friendliness. This includes language, consistency in terminology to match software and other PowerPSoC documentation, changes to reflect major changes in software such as removal of system level design addition or links to relevant collateral such as kits, technical reference manuals and app cation notes.		
*K	3031567	FRE/UKK	09/16/10	Removed DALI in Page 1 and Page 13, and added the DALI note in Page 13 Added a note to Section 15.10 after Table 15-20 on page 38. Updated as per the new Cypress Style and datasheet template.		
*L	3073506	KJV	11/08/2010	Updated datasheet to add Extended Temperature rated device CY8CLED01D01-56LTXQ		
*M	3178540	KJV	02/28/2011	Updated certain specifications for Extended Temperature rated device		
*N	3244595	KJV	05/04/2011	Updated description for Symbol $V_{REGIN}$ and $V_{CSP}$ , $V_{CSN}$ in Table 14-1. Update Figure 15-6.		
*0	3355306	KJV	08/29/2011	Replaced Table 16-20 with Table 15-20 in Built-in Switching Regulator		
*P	3597060	GULA	04/24/2012	Updated Packaging Information (51-85187 from Rev *E to *F). Completing Sunset Review.		
*Q	4374000	SNVN	05/08/2014	Added D1 and updated notes for the other components in Table 15-20. Updated links to reference documents in Current Sense Amplifier, Digital System, and Analog Multiplexer System sections. Added note for F <sub>IMO24</sub> parameter in Table 15-3. Updated links in Worldwide Sales and Design Support based on the template		
*R	4727870	SNVN	04/16/2015	Updated Electrical Characteristics: Updated Table 15-34 (Updated details in Description column). Updated Packaging Information: spec 51-85187 – Changed revision from *F to *G. Updated Note 23. Completing Sunset Review.		