

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	AM13L
Core Size	8-Bit
Speed	10MHz
Connectivity	I ² C, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (64K × 8)
Program Memory Type	ReRAM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/panasonic/mn101lr05dxw

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Hardware Features

Features

In this document, the divided clock and the frequency of it are described as follows: Divided clock:Clock name/n (n: division ratio)

Frequency: f_{Clock name}

- CPU Core
 - AM13L core
 - LOAD-STORE architecture (3- or 4-stage Pipeline)
- Machine Cycle and Operating Voltage
 - High-Speed mode 100 ns / 10 MHz (Max) (V_{DD30}: 1.8 V to 3.6 V) 1.0 μs / 1 MHz (Max) (V_{DD30}: 1.3 V to 3.6 V)
 Low-Speed Mode

25 μs / 40 kHz (Max) $(V_{DD30}:\,1.1$ V to 3.6 V)

- Operating Mode
 - NORMAL mode (High-Speed mode)
 - SLOW mode (Low-Speed mode)
 - HALT mode (High-Speed/Low-Speed mode)
 - STOP mode
- · Embedded Memory

- ROM (ReRAM): 64 KB (Programmable area and Data area vary depending on the ROM name. For details, see Table:1.1.1.)

- RAM: 4 KB

- ReRAM Specification
 - Program voltage (V_{DD30}): 1.8 V to 3.6 V
 - Program cycles: 1000 times (Program area), 100000 times (Data area)
 - Data is rewritable in bytes without data erase.
- Clock Oscillator (4 circuits)
 - External Low-Speed Oscillation (SOSCCLK): 32.768 kHz (crystal or ceramic)
 - External High-Speed Oscillation (HOSCCLK): up to 10 MHz (crystal or ceramic)
 - Internal Low-Speed Oscillation (SRCCLK): 40 kHz \pm 20 % (V_{DD30}: 1.1 V to 3.6 V)
 - Internal High-Speed Oscillation (HRCCLK): 10/8 MHz ± 3 % (V_{DD30}: 1.8 V to 3.6 V)
 - $1 \text{ MHz} \pm 10 \% (V_{DD30}: 1.3 \text{ V to } 3.6 \text{ V})$

* MN101LR02D does not have external high-speed oscillation (HOSCCLK).

- Internal Operating Clock
 - System Clock (SYSCLK): 10 MHz (Max)
 - SYSCLK is generated by dividing HCLK or SCLK, and the division ratio is 1, 2, 4, 8, 16 or 32. HCLK: HOSCCLK or HRCCLK SCLK: SOSCCLK or SRCCLK
 - * MN101LR02D cannot be selected HOSCCLK.

 Interrupt Circuit MN101LR05D/04D/0 MN101LR02D: 	 03D: 31 internal interrupts (except for NMI) 8 external interrupts (IRQ interrupt: 7, KEY interrupt: 1) 29 internal interrupts (except for NMI) 3 external interrupts (IRQ interrupt: 2, KEY interrupt: 1)
 DMA (1 channel) Data transfer size: Maximum transfer c Activation trigger: 	8 bits/16 bits counts: 1023 external interrupts / internal interrupts / software (setting the DMA start bit)
	OT) atchdog time-out generates NMI, and 2nd consecutive time-out generates a LSI reset. CCLK (SOSCCLK or SRCCLK)
- General-purpose 16-	bit timer (Timer 0/1/2/3/4/5): 6 units -bit timer (Timer 7/8/9): 3 units r 6) /Time-base timer: 1 unit each r (RTC-TBT): 1 unit
simpl - Clock Source: HCL	re wave output, additional pulse PWM output, event count, le pulse width measurement K, HCLK/4, HCLK/16, HCLK/32, HCLK/64, SCLK, SYSCLK/2, SYSCLK/4, 4010 input
- Clock Source: HCL	re wave output, event count, 16-bit cascade connection (connected with Timer 0) K, HCLK/4, HCLK/16, HCLK/64, HCLK/128, SCLK, SYSCLK/2, SYSCLK/8, //1IO input
simpl - Clock Source: HCL or TM	re wave output, additional pulse PWM output, event count, le pulse width measurement K, HCLK/4, HCLK/16, HCLK/32, HCLK/64, SCLK, SYSCLK/2, SYSCLK/4, <i>I</i> /2IO input not be used simple pulse width measurement.
- Clock Source: HCL	re wave output, event count, 16-bit cascade connection (connected with Timer 2) K, HCLK/4, HCLK/16, HCLK/64, HCLK/128, SCLK, SYSCLK/2, SYSCLK/8, //3IO input
simpl - Clock Source: HCL	re wave output, additional pulse PWM output, event count, le pulse width measurement K, HCLK/4, HCLK/16, HCLK/32, HCLK/64, SCLK, SYSCLK/2, SYSCLK/4, /I4IO input
- Clock Source: HCL or TM	re wave output, event count, 16-bit cascade connection (connected with Timer 4) K, HCLK/4, HCLK/16, HCLK/64, HCLK/128, SCLK, SYSCLK/2, SYSCLK/8, <i>A</i> 5IO input not be used square wave output, event count and TM5IO.

```
<Timer 6>
```

- Function: One-minute timer can be generated in combination with a time base timer.
- Clock Source: HCLK, HCLK/2⁷, HCLK/2¹³, SYSCLK, SCLK, SCLK/2⁷ or SCLK/2¹³

<Time Base Timer>

- Function: An interrupt can be generated at a given set time.
- Clock Source: HCLK or SCLK
- Interrupt generation cycle: $2^{N}/f_{HCLK}$, $2^{N}/f_{SCLK}$ (N = 7, 8, 9, 10, 12, 13, 14, 15)
- <Timer 7>
- Function: Square wave output, PWM output (duty/cycle are programmable), one-shot pulse output, IGBT output, event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYSCLK, SCLK, or TM7IO input by 1, 2, 4 or 16.

<Timer 8 >

- Function: Square wave output, PWM output (duty/cycle are programmable), event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYSCLK, SCLK, or TM8IO input by 1, 2, 4 or 16.
- <Timer 9 >
- Function: Square wave output, PWM output (duty/cycle are programmable), event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYSCLK, SCLK, or TM9IO input by 1, 2, 4 or 16. * MN101LR03D and MN101LR02D
- cannot be used square wave output, PWM output, event count and TM9IO.
- <RTC time base timer (RTC-TBT)>
- Function: Clock generation for the Real Time Clock (RTC) Frequency correction (Correction Range: ±488 ppm to ±31220 ppm, Accuracy: approx. 0.48 ppm to 30.52 ppm)
- Clock Source: SOSCCLK or SRCCLK

- Function: Calendar calculation, adjustment of leap year
 - Periodic interrupt (0.5 s, 1 s, 1 min or 1 hour)

Alarm0 interrupt (date/hour/minute), Alarm1 interrupt (month/day/hour/minute)

Buzzer Output/Inverted Buzzer Output

- Output frequency: $f_{HCLK}/2^M$ (M = 9, 10, 11, 12, 13, 14), $f_{SCLK}/2^N$ (N = 3, 4)

- * MN101LR02D can be used inverted buzzer output only.
- Serial Interface: 4 units

<Serial Interface 0, 1> (Full duplex UART/Clock synchronous serial)

- Function:

Full duplex UART:

Parity check, Detection of overrun error/framing error, Selectable transfer bits of 7 or 8 Clock synchronous serial (SPI compatible):

2,3 or 4-wire communication, MSB/LSB first selectable, multiple bytes transmission is available.

- Clock Source: external clock, dedicated baud rate timer

<Serial Interface 2, 3> (Multi-master IIC/Clock synchronous serial)

- Function:

Multi-master IIC

Clock synchronous serial (SPI compatible):

2,3 or 4-wire communication, MSB/LSB first selectable, multiple bytes transmission is available.

- Clock Source: external clock, dedicated baud rate timer

<Real Time Clock (RTC)>

• Package

MN101LR05D: TQFP080-P-1212(12 mm square, 0.5 mm pitch, halogen free)MN101LR04D: TQFP064-P-1010(10 mm square, 0.5 mm pitch, halogen free)MN101LR03D: TQFP048-P-0707(7 mm square, 0.5 mm pitch, halogen free)MN101LR02D: HQFN032-A-0505(5 mm square, 0.5 mm pitch, halogen free)

Panasonic "halogen free" semiconductor products refer to the products made of molding resin and interposer which conform to the following standards.

- Bromine: 900 ppm (Maximum Concentration Value)

- Chlorine: 900 ppm (Maximum Concentration Value)

- Bromine + Chlorine: 1500 ppm (Maximum Concentration Value)

The above-mentioned standards are based on the numerical value described in IEC61249-2-21. Antimony and its compounds are not added intentionally.

• Operating Ambient Temperature: Ta = -40 °C to 85 °C

1.3 Comparison of Product Specification

Function	Specification	MN101LR05D	MN101LR04D	MN101LR03D	MN101LR02D
Port	I/O port	69 pins	53 pins	37 pins	22 pins
	N-channel transistor drive strength	55 pins	41 pins	27 pins	19 pins
Interrupt	Internal interrupt	31	31	31	29
	External interrupt	8 (7: IRQ0-6, 1: KEY0-7)	8 (7: IRQ0-6, 1: KEY1-7)	8 (7: IRQ0-6, 1: KEY1-5)	3 (2: IRQ4-5, 1: KEY1-7)
Timer 5	Timer I/O	TM5IO	TM5IO	TM5IO	- (*1)
Timer 9	Timer I/O	ТМ9Ю	ТМ9Ю	- (*1)	- (*1)
Serial interface 1		\checkmark	\checkmark	\checkmark	-
Serial interface 3	Serial communication pins	SBO3/SDA3 SBT3/SCL3 SBI3 SBCS3	SBO3/SDA3 SBT3/SCL3 SBI3 SBCS3	SBO3/SDA3 SBT3/SCL3 - -	SBO3/SDA3 SBT3/SCL3 SBI3 -
	Clock synchronous	2, 3 or 4-wire	2, 3 or 4-wire	2-wire	2 or 3-wire
	SPI compatible	\checkmark	\checkmark	- (*2)	- (*2)
Buzzer	Buzzer output /Inverted buzzer output	BUZ NBUZ	BUZ NBUZ	BUZ NBUZ	- NBUZ
ADC	Analog input	8 pins (AN0-7)	6 pins (AN2-7)	4 pins (AN2-5)	3 pins (AN3-5)
LCD driver	Segment output	43 pins (SEG0-42) /39 pins (SEG4-42)	31 pins (SEG0-30)	21 pins (SEG0-20)	-
	Common output	4 pins (COM0-3) /8 pins (COM0-7)	4 pins (COM0-3)	4 pins (COM0-3)	-
Oscillation		HOSCCLK SOSCCLK HRCCLK SRCCLK	HOSCCLK SOSCCLK HRCCLK SRCCLK	HOSCCLK SOSCCLK HRCCLK SRCCLK	- SOSCCLK HRCCLK SRCCLK
Package		80-pin TQFP	64-pin TQFP	48-pin TQFP	32-pin HQFN

Table:1.3.1 Functions

*1 Timer function is available.

*2 Chip select pin is not assigned.

I/O			ΜN	1101	LRC)5D					M٢	1101	LRC	4D					ΜN	1101	LRC)3D					M٨	1101	LR0	2D		
Port	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Port0	\checkmark		\checkmark	\checkmark	\checkmark	-	-	-	-	\checkmark		-	-	-	-	-	\checkmark	\checkmark	\checkmark	-	-	-	-									
Port1	\checkmark	-	-	-	-	\checkmark	\checkmark			-	-	-	-	\checkmark	\checkmark	\checkmark	-	-	-													
Port2	\checkmark	-	-	-	-	\checkmark	\checkmark	\checkmark	\checkmark	-	-	-	-	-	-	\checkmark	-	-	-	-	-	-	-									
Port3	\checkmark		\checkmark			\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	-	-	-	-																	
Port4	\checkmark		\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	-	-	-				\checkmark	\checkmark	-	-	-	\checkmark	\checkmark	\checkmark	\checkmark										
Port5	\checkmark	-	-	-	-	\checkmark	\checkmark	\checkmark	\checkmark	-	-	-	-	-	\checkmark	\checkmark	\checkmark	-	-	-	-	-										
Port6	\checkmark	-	-	-	-		\checkmark	-	-	-	-																					
Port7	\checkmark	-	-	-	-	\checkmark	\checkmark	\checkmark	\checkmark	-	-	-	-			\checkmark	\checkmark	-	-	-	-	-	-	-	-							
Port8	-	-	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	-	-	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	-	-	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	-	-	-	-	-	-	-	-
2			mon	l . l	0	a set																										

Table:1.3.2 Functions of I/O Port

 $\sqrt{}$: implemented I/O port

√ : implemented I/O port (selectable N-channel transistor drive strength)

- : not implemented

Table:1.3.3 Functions of LCD Control

I/O			I	MN101	LR05D)					1	MN101	LR04D)			MN101LR03D							
Port	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Port2	-	SEG 36	SEG 37	SEG 38	SEG 39	SEG 40	SEG 41	SEG 42	-	SEG 28	-	-	-	-	SEG 29	SEG 30	-	SEG 20	-	-	-	-	-	-
Port3	SEG 28	SEG 29	SEG 30	SEG 31	SEG 32	SEG 33	SEG 34	SEG 35	SEG 20	SEG 21	SEG 22	SEG 23	SEG 24	SEG 25	SEG 26	SEG 27	SEG 12	SEG 13	SEG 14	SEG 15	SEG 16	SEG 17	SEG 18	SEG 19
Port4	SEG 20	SEG 21	SEG 22	SEG 23	SEG 24	SEG 25	SEG 26	SEG 27	SEG 12	SEG 13	SEG 14	SEG 15	SEG 16	SEG 17	SEG 18	SEG 19	-	-	-	SEG 7	SEG 8	SEG 9	SEG 10	SEG 11
Port5	SEG 12	SEG 13	SEG 14	SEG 15	SEG 16	SEG 17	SEG 18	SEG 19	SEG 8	SEG 9	SEG 10	-	-	-	-	SEG 11	SEG 4	SEG 5	SEG 6	-	-	-	-	-
Port6	SEG 4	SEG 5	SEG 6	SEG 7	SEG 8	SEG 9	SEG 10	SEG 11	SEG 0	SEG 1	SEG 2	SEG 3	SEG 4	SEG 5	SEG 6	SEG 7	-	-	-	-	SEG 0	SEG 1	SEG 2	SEG 3
Port7	COM 0	COM 1	COM 2	COM 3	COM 4/ SEG 0	COM 5/ SEG 1	COM 6/ SEG 2	COM 7/ SEG 3	-	-	-	-	COM 0	COM 1	COM 2	COM 3	-	-	-	-	COM 0	COM 1	COM 2	COM 3
Port8	-	-	VLC 2	VLC 3	C2	C1	-	-	-	-	VLC 2	VLC 3	C2	C1	-	-	-	-	VLC 2	VLC 3	C2	C1	-	-
-	VLC1					VLC1							VLC1											

-: not implemented

LCD control function is not implemented in MN101LR02D.

Ē

Set "0" to the registers and bits corresponding to the functions which are not implemented.

	Pin	No.		Power supply	Port	External	Timer	Serial	Buzzer	A/D
MN101 LR05D	MN101 LR04D	MN101 LR03D	MN101 LR02D	/Oscillations /Reset /Mode control		interrupt /KEY interrupt		interface	/Clock output	
45	37	29	21		P44			SBCS2A		
46	38				P45			SBI1B/RXD1B		
47	39				P46			SBO1B/TXD1B		
48	40				P47			SBT1B		
49	41				P50			SBCS1B		
50					P51			SBI3B		
51					P52			SBO3B/SDA3B		
52					P53			SBT3B/SCL3B		
53					P54	KEY0B		SBCS3B		
54	42	30	22		P55	KEY1B	TM1IOA			
55	43	31	23		P56	KEY2B	TM3IOA			
56	44	32	24		P57	KEY3B	TM8IOA		CLKOUTB	
57	45	33			P60	IRQ0B				
58	46	34			P61	IRQ1B				
59	47	35			P62	IRQ2B				
60	48	36			P63	IRQ3B				
61	49		25		P64	KEY4B		SBI0A/RXD0A		
62	50		26		P65	KEY5B		SBO0A/TXD0A		
63	51		27		P66	KEY6B		SBT0A		
64	52		28		P67	KEY7B		SBCS0A		
65	53	37			P70	IRQ6B				
66	54	38			P71	IRQ5B				
67	55	39			P72	IRQ4B	TM3IOB			
68	56	40			P73		TM5IOB			
69					P74					
70					P75					
71					P76					
72					P77					
73	57	41		C1	P82					
74	58	42		C2	P83					
75	59	43		VLC3	P84					
76	60	44		VLC2	P85					
77	61	45		VLC1						
78	62	46	29	VDD30						
79	63	47	30	VDD18						
80	64	48	31	VDD11						

* See Table:1.3.3 for LCD control pins.





Figure:1.4.2 MN101LR04D Pin Configuration








Figure:1.4.4 MN101LR02D Pin Configuration

	Pin r	name		lpput/	Output					
MN101LR 05D	MN101LR 04D	MN101LR 03D	MN101LR 02D	Input/ Output	drive strength selectable	Description				
P00	-	-	-		Yes	Port 0				
P01	-	-	-		Yes	 At each port, the I/O direction and the pull-up resistor con- nection is controlled individually. 				
P02	P02	-	-		Yes	-At LSI reset, each pin is set to input mode and the pull-up				
P03	P03	-	-	Input/	Yes	resistor is not connected. -The drive strength of output Nch transistor can be changed.				
P04	P04	P04	P04	Output	Yes					
P05	P05	P05	P05		Yes					
P06	P06	-	P06		Yes					
P07	P07	-	-		Yes					
P10	-	-	-		No	Port 1				
P11	-	-	-		No	 At each port, the I/O direction and the pull-up resistor con- nection is controlled individually. 				
P12	P12	P12	-		No	-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.				
P13	P13	P13	P13	Input/	No					
P14	P14	P14	P14	Output	No					
P15	P15	P15	P15		No					
P16	P16	-	-		No					
P17	P17	-	-		No					
P20	P20	-	-		Yes	Port 2				
P21	P21	-	-		Yes	 At each port, the I/O direction and the pull-up resistor con- nection is controlled individually. 				
P22	-	-	-		Yes	-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.				
P23	-	-	-	Input/ Output	Yes	-The drive strength of output Nch transistor can be changed.				
P24	-	-	-		Yes					
P25	-	-	-		Yes					
P26	P26	P26	-		Yes					
P27	P27	P27	P27	Input/ Output	No	Port 2 -LSI is reset by setting P2OUT.P2OUT7 to "0".				
P30	P30	P30	-		Yes	Port 3				
P31	P31	P31	-		Yes	-At each port, the I/O direction and the pull-up resistor con- nection is controlled individually.				
P32	P32	P32	-		Yes	-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.				
P33	P33	P33	-	Input/	Yes	-The drive strength of output Nch transistor can be changed.				
P34	P34	P34	P34	Output	Yes					
P35	P35	P35	P35		Yes					
P36	P36	P36	P36		Yes					
P37	P37	P37	P37		Yes					

Table:1.4.2 General-purpose Port Function Pin

INN101LR 05DMN101LR 04DMN101LR 03DInput 02DOutput Outputdrive strength selectableDescriptionP40P40P40P40P40P40P40P40P40P41P41P41P41P41P41P41P41P42P42P42P42P42P42P42P43P43P43Input/YesAt ESI reset, each port, the I/O direction and the pull-resistor is not connectedThe drive strength of output Nch transistor can be chanP44P44P44P44P44OutputYes-The drive strength of output Nch transistor can be chanP45P45YesYesP46P46YesP50P50YesP51YesP52P53P54OutputYesYesP55P56P56P56P56P56P57P57P57P57P57P57P61P61-P63P63P63P64P64P65P65P66P67P64 <td< th=""><th></th><th>Pin n</th><th>name</th><th></th><th></th><th>Output</th><th></th></td<>		Pin n	name			Output	
P41P41P41P41P41P41P42P42P42P42P42Yes-At each port, the I/O direction and the pull-up resistor on nection is controlled individually.P43P43P43P43P43P43P43-At each port, the I/O direction and the pull-resistor is not connected.P44P44P44P44P44P44P44P44P44P45P45Yes-The drive strength of output Nch transistor can be chanP46P46Yes-The drive strength of output Nch transistor can be chanP47P47YesP50P50YesP51YesP52YesP53YesP54YesP55P55P55YesP56P56P56P56P57P57P57YesP60P60P61P61-P63P63P63-P64-P64P65P65-P66P66-P66P66P66-P66P66P66P66P66P66P66P66P67P68P64P64P65P66P66P66<						drive strength	Description
P41P41P41P41Yesnection is controlled individually. -At LSI reset, each pin is set to input mode and the pull- resistor is not connected. -The drive strength of output Nch transistor can be chanP43P43P43P43P43Input/ VesYes-At LSI reset, each pin is set to input mode and the pull- resistor is not connected. -The drive strength of output Nch transistor can be chanP44P44P44P44OutputYes-P45P45Yes-P46P46YesP47P47YesP50P50YesP51P52P53P54P55P55P55P55P56P56P56P57P57P57P60P60-P61P61-P62P62P62P63P63-P64P64P64P64P65P65P66	P40	P40	P40	P40		Yes	Port 4
P42P42P42P42P42P43P44P44P44P44P44P44P44P44P44P44P44P44P44P44P44P44P44P45P45	P41	P41	P41	P41		Yes	-At each port, the I/O direction and the pull-up resistor con-
P43P43P43P43Input/ OutputYes-The drive strength of output Nch transistor can be chanP44P44P44P44VesYes-The drive strength of output Nch transistor can be chanP45P45Yes-P46P46Yes-P47P47Yes-P50P50YesP51Yes-P52P53YesP54OutputP55P55P55P56P56P56P56YesP57P57P57YesP60P60P61P61-P62P62-P63P63P63P64OutputYesP65P65-P66P66-P66P67P68P66 <td>P42</td> <td>P42</td> <td>P42</td> <td>P42</td> <td></td> <td>Yes</td> <td>-At LSI reset, each pin is set to input mode and the pull-up</td>	P42	P42	P42	P42		Yes	-At LSI reset, each pin is set to input mode and the pull-up
P44 P44 P44 Output Yes P45 P45 - - Yes P46 P46 - - Yes P47 P47 - - Yes P50 P50 - - Yes P51 - - - Yes P52 - - - Yes P53 - - - - P54 - - - - P53 - - - - P54 - - - - P55 P55 P55 P56 P56 P56 P56 P56 P57 P57 P57 P57 P57 P57 P57 P57 P57 P57 P57 P57 P61 P61 - - - - - P62 P62 P63 - P	P43	P43	P43	P43	Input/	Yes	-The drive strength of output Nch transistor can be changed.
P46P46YesP47P47YesP50P50YesPort 5P51Yes-At each port, the I/O direction and the pull-up resistor or nection is controlled individually.P52YesP53Yes-At LSI reset, each pin is set to input mode and the pull-resistor is not connected.P53YesP54OutputYesP55P55P55P55YesP56P56P56YesP57P57P57YesP60P60P60-P61P61-YesP62P62P62-P63P63P63-P64P64-P65P65YesP66P66-P66P66P67P65Yes-P68P66P64YesP65P65P66P66P66P66P67P68P68P64P64P65P66P66P66P66P67P68P68P69P69P60P60P61P62P63P64	P44	P44	P44	P44		Yes	
P47P47YesP50P50YesP51P51P52P53P54P55P55P55P55Yes-P56P56P56P56Yes-P57P57P57P57YesP60P60-Yes-P61P61-YesP63P63P63-Input/ OutputP64P64-P64P66P66-P66P66P66-P66P66-P66P66-P67P62P62P63P63-P64YesP65P66P66YesP66P67P68<	P45	P45	-	-		Yes	
P50P50YesPort 5 -At each port, the I/O direction and the pull-up resistor or nection is controlled individually.P51Yes-At each port, the I/O direction and the pull-up resistor or nection is controlled individually.P53Yes-At LSI reset, each pin is set to input mode and the pull- resistor is not connected.P53Yes-At LSI reset, each pin is set to input mode and the pull- resistor is not connected.P54OutputYes-P55P55P55P55YesP56P56P56P56YesP60P60P60-YesP61P61-YesYesP63P63P63-Input/Yes-P64P64-P64YesYes-P65P65-P66Yes-P66P66-P66Yes-	P46	P46	-	-		Yes	
P51P52<	P47	P47	-	-		Yes	
P51Yesnection is controlled individually. -At LSI reset, each pin is set to input mode and the pull- resistor is not connected.P53Input/Yes-At LSI reset, each pin is set to input mode and the pull- resistor is not connected.P53OutputYes-The drive strength of output Nch transistor can be chanP54OutputYes-The drive strength of output Nch transistor can be chanP55P55P55P55P56Yes-P56P56P56P57Yes-P57P57P57P57YesP60P60-Yes-P61P61-Yes-P62P62P62-YesP63P63P63-Input/P64P64-P64YesP65P65-P65YesP66P66-P66YesYesP66P66-P66P66P66Yes	P50	P50	-	-		Yes	Port 5
P52 <t< td=""><td>P51</td><td>-</td><td>-</td><td>-</td><td></td><td>Yes</td><td>-At each port, the I/O direction and the pull-up resistor con-</td></t<>	P51	-	-	-		Yes	-At each port, the I/O direction and the pull-up resistor con-
P53Input/ OutputYes Yes-The drive strength of output Nch transistor can be chan YesP54OutputYesP55P55P55P55YesYesP56P56P56P56YesP57P57P57P57YesP60P60P60P61P61YesP62P62P62-YesP63P63P63-Input/ OutputYesP64P64-P65P65-P65P66-P66YesP66P66-P66YesP66P66-P66P66P66-P66P66-P66P66-P66P66-P66P66P66P66	P52	-	-	-		Yes	-At LSI reset, each pin is set to input mode and the pull-up
P54OutputYesP55P55P55P55P55YesP56P56P56P56YesP57P57P57P57YesP60P60YesP61P61-Yes-P62P62P62-YesP63P63P63-Input/P64P64-P64OutputP65P65-P65YesP66P66-P66	P53	-	-	-	Input/	Yes	resistor is not connected. -The drive strength of output Nch transistor can be changed.
P56P56P56P56YesP57P57P57P57YesP60P60P60-YesP61P61-YesPort 6P62P62P62-YesP63P63P63-Input/P64P64-P65P65P66P66-P66P66P66-P66P66P66-	P54	-	-	-		Yes	
P57P57P57YesP60P60-YesPort 6P61P61-Yes-At each port, the I/O direction and the pull-up resistor or nection is controlled individually.P62P62P62-YesP63P63P63-Input/ OutputYesP64P64-P65P65-P66P66-P66Yes	P55	P55	P55	P55		Yes	
P60P60P60-YesPort 6P61P61-YesPort 6P62P62P62-YesAt each port, the I/O direction and the pull-up resistor or nection is controlled individually.P63P63P63-Input/Yes-At LSI reset, each pin is set to input mode and the pull- resistor is not connected.P64P64-P64OutputYes-The drive strength of output Nch transistor can be chan YesP65P65-P66YesYes	P56	P56	P56	P56		Yes	
P61P61P61-Yes-At each port, the I/O direction and the pull-up resistor of nection is controlled individually. -At LSI reset, each pin is set to input mode and the pull- resistor is not connected. -The drive strength of output Nch transistor can be chan P64P63P63P63-Input/ OutputYes-At each port, the I/O direction and the pull-up resistor of nection is controlled individually. -At LSI reset, each pin is set to input mode and the pull- resistor is not connected. -The drive strength of output Nch transistor can be chan P65P65P65-P65YesP66P66-P66Yes	P57	P57	P57	P57		Yes	
P61P61P61-Yesnection is controlled individually.P62P62P62-Yes-At LSI reset, each pin is set to input mode and the pull- resistor is not connected.P63P63P63-Input/Yes-The drive strength of output Nch transistor can be chan YesP64P64-P65P65YesYesP66P66-P66YesYes	P60	P60	P60	-		Yes	Port 6
P62P62P62-Yes-At LSI reset, each pin is set to input mode and the pull- resistor is not connected. - The drive strength of output Nch transistor can be chan YesP64P64-P64OutputYes-P65P65-P65YesYesYesP66P66-P66YesYes	P61	P61	P61	-		Yes	-At each port, the I/O direction and the pull-up resistor con-
P63P63P63-Input/Yes-The drive strength of output Nch transistor can be chanP64P64-P64OutputYesP65P65-P65YesP66P66-P66Yes	P62	P62	P62	-		Yes	-At LSI reset, each pin is set to input mode and the pull-up
P64P64P64OutputYesP65P65-P65YesP66P66-P66Yes	P63	P63	P63	-	Input/	Yes	resistor is not connected. -The drive strength of output Nch transistor can be changed.
P66 P66 - P66 Yes	P64	P64	-	P64		Yes	
	P65	P65	-	P65		Yes	
P67 P67 - P67 Yes	P66	P66	-	P66		Yes	
	P67	P67	-	P67		Yes	
P70 P70 P70 - Yes Port 7	P70	P70	P70	-		Yes	Port 7
P71 P71 P71 - Yes -At each port, the I/O direction and the pull-up resistor connection is controlled individually.	P71	P71	P71	-		Yes	-At each port, the I/O direction and the pull-up resistor con-
P72 P72 P72 - Yes -At LSI reset, each pin is set to input mode and the pull-	P72	P72	P72	-		Yes	-At LSI reset, each pin is set to input mode and the pull-up
P73 P73 P73 - Input/ Yes resistor is not connected. -The drive strength of output Nch transistor can be chan	P73	P73	P73	-	Input/	Yes	-The drive strength of output Nch transistor can be changed.
P74 Output Yes	P74	-	-	-		Yes	
P75 Yes	P75	-	-	-		Yes	
P76 Yes	P76	-	-	-		Yes	
P77 Yes	P77	-	-	-		Yes	
P80 P80 - No Port 8	P80	P80	P80	-		No	
P81 P81 - No -At each port, the I/O direction and the pull-up resistor controlled individually.	P81	P81	P81	-		No	-At each port, the I/O direction and the pull-up resistor con- nection is controlled individually.
P82 P82 P82 - Input/ No -At LSI reset, each pin is set to input mode and the pull-	P82	P82	P82	-	Input/	No	-At LSI reset, each pin is set to input mode and the pull-up
P83 P83 P83 - Output No resistor is not connected.	P83	P83	P83	-		No	
P84 P84 - No	P84	P84	P84	-		No	
P85 P85 - No	P85	P85	P85	-		No	

1.5 Electrical Characteristics

1.5.1 Absolute Maximum Ratings

A. At	osolute Maximum Rat	ings *2 *3			$V_{SS} = 0 V$
	Parameter		Symbol	Rating	Unit
A1	Supply voltage		V _{DD30}	-0.3 to +4.6	V
A2	Input pin voltage		VI	-0.3 to V _{DD30} + 0.3 (up to 4.6)	
A3	Output pin voltage		V _O	-0.3 to V _{DD30} + 0.3 (up to 4.6)	V
A4	Input/Output pin volta	age	V _{IO1}	-0.3 to V _{DD30} + 0.3 (up to 4.6)	
A5		Except P1/8 *4	l _{OL1} (peak)	30	
A6	Peak output current	P1/8 *5	I _{OL2} (peak)	10	
A7		All pins	I _{OH} (peak)	-10	
A8	Average output	Except P1/8 *4	I _{OL1} (avg)	20	mA
A9	current *1	P1/8 *5	I _{OL2} (avg)	5	
A10		All pins	I _{OH} (avg)	-5	
A11	Total output current f	or all pins	I _{TOL}	60	
A12	*1		I _{TOH}	-60	
A13	Power dissipation		P _T	230 (Ta = +85 °C)	mW
A14	Operating ambient temperature		T _{opr}	-40 to +85	°C
A15	Storage temperature		T _{stg}	-55 to +125	

*1 The values are applied to any period of 100 ms.

*2 To stabilize the internal power supply voltage, connect bypass capacitors as follows to at least one or more points close to the LSI: Capacitors of 1μF or more between VDD30 and VSS, Capacitors of 0.1 μF and 1μF or more between VOUT18 and VSS.

*3 The absolute maximum ratings are the limit values beyond which the IC may be damaged. Operation is not guaranteed under these conditions.

*4 The value is applied when selecting the large current output by setting PnNLC register. Except P1 corresponds in MN101LR02D.

*5 P1 corresponds in MN101LR02D.

·

1.5.2 Operating Condition

B. Operating Condition

 $V_{SS} = 0 V$ Ta = -40 °C to +85 °C

	Parameter	Symbol	Condition		Limits		Unit
	Falameter	Symbol	Condition	MIN	TYP	MAX	Offic
Supp	ly voltage *6						
B1		V _{DD1}	$f_{SYSCLK} \le 10.0 \text{ MHz}$	1.8		3.6	
B2	Supply voltage	V _{DD2}	$f_{SYSCLK} \le 1.0 \text{ MHz *7}$	1.3		3.6	
B3		V _{DD3}	f _{SYSCLK} ≤40 kHz *8 *10	1.1		3.6	V
B4	RAM retention supply voltage	V _{DD4}	At STOP mode *10	1.1		3.6	
Oper	ating speed *9						
B5		t _{c1}	V _{DD30} = 1.8 V to 3.6 V	0.1			
B6	Instruction execution time 1/f _{SYSCLK}	t _{c2}	V _{DD30} = 1.3 V to 3.6 V	1.0			μS
B7	STSULK	t _{c3}	V _{DD30} = 1.1 V to 3.6 V *10	25.0			
*** **	· Fraguanay for the ayetam		1				

*6 f_{SYSCLK}: Frequency for the system clock

*7 When f_{SYSCLK} is generated by using the internal high-speed oscillation.

 *8 When f_{SYSCLK} is generated by using the external low-speed oscillation or the internal low-speed oscillation.

*9 tc1,2: When f_{SYSCLK} is generated by using the internal high-speed oscillation or the external high-speed oscillation. (However, for tc2, only by using the internal high-speed oscillation) tc3: When f_{SYSCLK} is generated by using the internal low-speed oscillation.

*10 When using auto reset function, the lowest voltage is the auto reset detection voltage.

 $V_{DD30} = V_{RSTL}$ to 3.6 V, $V_{SS} = 0$ V $V_{RSTL} = 1.1$ V at auto reset function Ta = -40 °C to +85 °C

	Parameter	Symbol	Condition		Limits		Unit
	Falametei	Symbol	Condition	MIN	TYP	MAX	Unit
Exte	rnal high-speed oscillatior	h Figure:1.	5.1 (MN101LR02D is not applicable.)				
B8	Frequency	F _{HOSCCLK}	V _{DD30} = 1.8 V to 3.6 V	1.0		10.0	MHz
Exte	rnal low-speed oscillation	Figure:1.5	.2				
B9	Frequency	F _{SOSCCLK}	$V_{DD30} = V_{RSTL}$ to 3.6 V		32.768		kHz
Inter	nal high-speed RC oscilla	tion *11					
B10		F _{HRCCLK10}	V _{DD30} = 1.8 V to 3.6 V FCNT = "00"		10		MHz
B11	Frequency	F _{HRCCLK8}	V _{DD30} = 1.8 V to 3.6 V FCNT = "01"		8		MHz
B12		F _{HRCCLK1}	V _{DD30} = 1.3 V to 3.6 V FCNT = "10"		1		MHz

$V_{DD30} = 1.8 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0 \text{ V}$ $V_{RSTL} = 1.1 \text{ V at auto reset function}$ Ta = -40 °C to +85 °C

	Parameter	Symbol	Condition			Unit	
	Falameter	Symbol	Condition	MIN	TYP	MAX	Onit
Exter	nal clock input 1 OSC1 (O	SC2 is ope	n.) (MN101LR02D is not applicable.)				
B18	Clock frequency	f _{HOSCCLK}		1.0		10.0	MHz
B19	High period time *12	t _{wh1}	Figure:1.5.3	45			
B20	Low period time *12	t _{wl1}	rigure. 1.3.5	45			ns
B21	Rise time	t _{wr1}	Figure:1.5.3			5.0	113
B22	Fall time	t _{wf1}	rigule. 1.5.5			5.0	

*12 Set the clock duty ratio to the value from 45 % to 55 %.




Figure:1.5.3 OSC1 timing diagram

1.5.3 DC Characteristics

C. DC Characteristics

$V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

Parameter		Symbol	Condition		Limits		
		Symbol Condition		MIN	TYP	MAX	Unit
Supp	bly current *13						
C1 *14		I _{DD1}	$ f_{HOSCCLK} = 10 \text{ MHz} \\ V_{DD30} = 3.0 \text{ V}, V_{DD18} = 1.8 \text{ V} \\ [f_{SYSCLK} = f_{HOSCCLK}] $		2.1	3.1	
C2	Operating supply current	I _{DD2}	f _{HRCCLK} = 10 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HRCCLK}]		2.1	3.0	-
C3		I _{DD3}	f _{HRCCLK} = 8 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HRCCLK}]		1.72	2.5	mA
C4		I _{DD4}	f _{HRCCLK} = 8 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.8 V [f _{SYSCLK} = f _{HRCCLK} /2]		0.94	1.5	
C5 *14		I _{DD5}	$ f_{HOSCCLK} = 4 \text{ MHz} V_{DD30} = 3.0 \text{ V}, \text{V}_{DD18} = 1.8 \text{ V} [f_{SYSCLK} = f_{HOSCCLK}] $		0.84	1.3	
C6		I _{DD6}	f _{HRCCLK} = 1 MHz V _{DD30} = 3.0 V, V _{DD18} = 1.3 V [f _{SYSCLK} = f _{HRCCLK}]		0.22	0.36	
C7		I _{DD7}	$ f_{SOSCCLK} = 32.768 \text{ kHz} \\ V_{DD30} = 3.0 \text{ V}, \text{V}_{DD18} = 1.1 \text{ V} \\ [f_{SYSCLK} = f_{SOSCCLK}] $		5.6	9.5	μA
C8		I _{DD8}	$ f_{SRCCLK} = 40 \text{ kHz} \\ V_{DD30} = 3.0 \text{ V}, V_{DD18} = 1.1 \text{ V} \\ [f_{SYSCLK} = f_{SRCCLK}] $		6.7	11.6	μι

*14 MN101LR02D is not applicable.

$V_{DD30} = V_{RSTL} \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}$ $V_{RSTL} = 1.1 \text{ V at auto reset function}$ Ta = -40 °C to +85 °C

	Limits							
Parameter		Symbol	Condition	MIN	TYP	MAX	Unit	
Input	pin 1 NATRON (Schmitt ir	nput)		I		I		
C15	High-level input voltage	V _{IH1}		0.8V _{DD30}		V _{DD30}	V	
C16	Low-level input voltage	V _{IL1}		0		0.2V _{DD30}	v	
C17	Input leakage current	I _{LK1}	$V_{I} = 0 V \text{ to } V_{DD30}$			± 1	μΑ	
Input	pin 2 DMOD (Schmitt inpu	ut)		I		1	1	
C18	High-level input voltage	V _{IH2}		0.8V _{DD30}		V _{DD30}	v	
C19	Low-level input voltage	V _{IL2}		0		0.2V _{DD30}	v	
C20	Pull-down resistance	I _{RL2}	$V_{DD30} = 3.0 V, V_{I} = V_{DD30}$	30	100	300	kΩ	
MN1 MN1 MN1 MN1	Output pin 3 (Schmitt inpu 01LR05D: P10 to P17, P 01LR04D: P12 to P17, P 01LR03D: P12 to P15, P 01LR02D: P13 to P15	80 to P85 80 to P85 80 to P85	5				ŀ	
C21	High-level input voltage	V _{IH3}		0.8V _{DD30}		V _{DD30}	v	
C22	Low-level input voltage	V _{IL3}		0		0.2V _{DD30}		
C23	Input leakage current	I _{LK3}	$V_{I} = 0 V \text{ to } V_{DD30}$			± 1	μΑ	
C24	Pull-down resistance	I _{RH3}	$V_{DD30} = 3.0 \text{ V}, \text{ V}_{I} = V_{SS}$ with pull-up resistor	30	100	300	kΩ	
C25	High-level output voltage	V _{OH3}	V _{DD30} = 3.0 V, I _{OH} = -2.0 mA	2.4			V	
C26	Low-level output voltage	V _{OL3}	V _{DD30} = 3.0 V, I _{OL} = 2.0 mA			0.4	v	
MN1 MN1 MN1	01LR03D: P04, P05, 01LR02D: P04 to P06,	20 to P26 20, P21, F	 P30 to P37, P40 to P47, F P26, P30 to P37, P40 to P47, F P26, P30 to P37, P40 to P44, P34 to P37, P40 to P44, 	P50, P55 to F P55 to F	P57, P60 to	P63, P70 to	P73	
C27	High-level input voltage	V _{IH4}		0.8V _{DD30}		V _{DD30}	V	
C28	Low-level input voltage	V_{IL4}		0		0.2V _{DD30}	v	
C29	Input leakage current	I _{LK4}	$V_{I} = 0 V \text{ to } V_{DD30}$			±1	μΑ	
C30	Pull-down resistance	I _{RH4}	$V_{DD30} = 3.0 \text{ V}, \text{ V}_{I} = \text{V}_{SS}$ with pull-up resistor	30	100	300	kΩ	
C31	High-level output voltage	V _{OH4}	V _{DD30} = 3.0 V, I _{OH} = -2.0 mA	2.4				
C32	Low-level output voltage 1	V _{OL41}	V_{DD30} = 3.0 V, I _{OL} = 2.0 mA at Large output current OFF			0.4	V	
C33	Low-level output voltage 2	V _{OL42}	V _{DD30} = 3.0 V, I _{OL} = 8.0 mA at Large output current ON			0.4		

1.5.5 Reset/Power supply Detection Characteristics

E. Reset/Power supply Detection
Characteristics

 $V_{DD30} = V_{RSTL}$ to 3.6 V, $V_{SS} = 0$ V $V_{RSTL} = 1.1$ V at auto reset function Ta = -40 °C to +85 °C

Parameter		Symbol	Condition		Limits			
		Symbol		MIN	TYP	MAX	Unit	
Res	et							
E1	Operating supply current	V _{DD3}	With auto reset	V _{RSTL}		3.6		
E2	Auto reset voltage	V _{RSTH}	V _{DD30} = "Low"> "High"	1.10	1.23	1.35	V	
E3	detection level	V _{RSTL}	V _{DD30} = "High"> "Low"	1.10	1.18	1.30		
E4	Slope of voltage startup	SL _{VDD30}				1.0	V/ms	
Pow	er supply Detection							
				1.00	1.10	1.20		
				1.05	1.15	1.25		
	Detection voltage	VLVI		1.10	1.20	1.30		
				1.15	1.25	1.35		
				1.20	1.30	1.40		
				1.25	1.35	1.45		
				1.30	1.40	1.50		
				1.40	1.50	1.60		
				1.50	1.60	1.70	-	
				1.60	1.70	1.80	-	
FF				1.70	1.80	1.90	V	
E5				1.80	1.90	2.00	V	
				1.90	2.00	2.10	-	
				2.00	2.10	2.20	-	
				2.10	2.20	2.30	1	
				2.20	2.30	2.40	1	
				2.30	2.40	2.50	1	
				2.40	2.50	2.60	1	
				2.50	2.60	2.70	1	
				2.60	2.70	2.80	1	
				2.70	2.80	2.90	1	
				2.80	2.90	3.00	1	

■ Package code: HQFN032-A-0505Unit: mm

Figure:1.6.4 32-pin HQFN Package Dimension



This package dimension is subject to change. Before using this product, obtain product spec-

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book. Consult our sales staff in advance for information on the following applications:

• Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.

It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.

- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

(6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.

(7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202