



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | AM13L   |
| Core Size                  | 8-Bit   |
| Speed                      | 10MHz   |
| Connectivity               | I <sup>2</sup> C, UART/USART  |
| Peripherals                | DMA, LCD, LVD, POR, PWM, WDT  |
| Number of I/O              | 69  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | ReRAM   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 8x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 80-TQFP   |
| Supplier Device Package    | 80-TQFP (12x12)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/panasonic/mn101lr05dxw">https://www.e-xfl.com/product-detail/panasonic/mn101lr05dxw</a> |

## 1.2 Hardware Features

### ■ Features

In this document, the divided clock and the frequency of it are described as follows:

Divided clock: Clock name/n (n: division ratio)

Frequency:  $f_{\text{Clock name}}$

- CPU Core
  - AM13L core
  - LOAD-STORE architecture (3- or 4-stage Pipeline)
- Machine Cycle and Operating Voltage
  - High-Speed mode
    - 100 ns / 10 MHz (Max) ( $V_{DD30}$ : 1.8 V to 3.6 V)
    - 1.0  $\mu$ s / 1 MHz (Max) ( $V_{DD30}$ : 1.3 V to 3.6 V)
  - Low-Speed Mode
    - 25  $\mu$ s / 40 kHz (Max) ( $V_{DD30}$ : 1.1 V to 3.6 V)
- Operating Mode
  - NORMAL mode (High-Speed mode)
  - SLOW mode (Low-Speed mode)
  - HALT mode (High-Speed/Low-Speed mode)
  - STOP mode
- Embedded Memory
  - ROM (ReRAM): 64 KB (Programmable area and Data area vary depending on the ROM name.  
For details, see Table:1.1.1.)
  - RAM: 4 KB
- ReRAM Specification
  - Program voltage ( $V_{DD30}$ ): 1.8 V to 3.6 V
  - Program cycles: 1000 times (Program area), 100000 times (Data area)
  - Data is rewritable in bytes without data erase.
- Clock Oscillator (4 circuits)
  - External Low-Speed Oscillation (SOSCCLK): 32.768 kHz (crystal or ceramic)
  - External High-Speed Oscillation (HOSCCLK): up to 10 MHz (crystal or ceramic)
  - Internal Low-Speed Oscillation (SRCCLK): 40 kHz  $\pm$  20 % ( $V_{DD30}$ : 1.1 V to 3.6 V)
  - Internal High-Speed Oscillation (HRCCLK): 10/8 MHz  $\pm$  3 % ( $V_{DD30}$ : 1.8 V to 3.6 V)  
1 MHz  $\pm$  10 % ( $V_{DD30}$ : 1.3 V to 3.6 V)

\* MN101LR02D does not have external high-speed oscillation (HOSCCLK).
- Internal Operating Clock
  - System Clock (SYSCLK): 10 MHz (Max)
  - SYSCLK is generated by dividing HCLK or SCLK, and the division ratio is 1, 2, 4, 8, 16 or 32.
    - HCLK: HOSCCLK or HRCCLK
    - SCLK: SOSCCLK or SRCCLK

\* MN101LR02D cannot be selected HOSCCLK.

- Interrupt Circuit  
MN101LR05D/04D/03D: 31 internal interrupts (except for NMI)  
8 external interrupts (IRQ interrupt: 7, KEY interrupt: 1)  
MN101LR02D: 29 internal interrupts (except for NMI)  
3 external interrupts (IRQ interrupt: 2, KEY interrupt: 1)
  - DMA (1 channel)
    - Data transfer size: 8 bits/16 bits
    - Maximum transfer counts: 1023
    - Activation trigger: external interrupts / internal interrupts / software (setting the DMA start bit)
  - Watchdog Timer (WDT)
    - Function: 1st watchdog time-out generates NMI, and 2nd consecutive time-out generates a LSI reset.
    - Clock Source: WDTCLK (SOSCCLK or SRCCLK)
  - Timer Counter: 13 units
    - General-purpose 8-bit timer (Timer 0/1/2/3/4/5): 6 units
    - General-purpose 16-bit timer (Timer 7/8/9): 3 units
    - 8-bit free-run (Timer 6) /Time-base timer: 1 unit each
    - RTC time base timer (RTC-TBT): 1 unit
    - Real Time Clock (RTC): 1 unit
- <Timer 0>
- Function: Square wave output, additional pulse PWM output, event count, simple pulse width measurement
  - Clock Source: HCLK, HCLK/4, HCLK/16, HCLK/32, HCLK/64, SCLK, SYSCLK/2, SYSCLK/4, or TM0IO input
- <Timer 1 >
- Function: Square wave output, event count, 16-bit cascade connection (connected with Timer 0)
  - Clock Source: HCLK, HCLK/4, HCLK/16, HCLK/64, HCLK/128, SCLK, SYSCLK/2, SYSCLK/8, or TM1IO input
- <Timer 2>
- Function: Square wave output, additional pulse PWM output, event count, simple pulse width measurement
  - Clock Source: HCLK, HCLK/4, HCLK/16, HCLK/32, HCLK/64, SCLK, SYSCLK/2, SYSCLK/4, or TM2IO input
- \* MN101LR02D cannot be used simple pulse width measurement.
- <Timer 3 >
- Function: Square wave output, event count, 16-bit cascade connection (connected with Timer 2)
  - Clock Source: HCLK, HCLK/4, HCLK/16, HCLK/64, HCLK/128, SCLK, SYSCLK/2, SYSCLK/8, or TM3IO input
- <Timer 4>
- Function: Square wave output, additional pulse PWM output, event count, simple pulse width measurement
  - Clock Source: HCLK, HCLK/4, HCLK/16, HCLK/32, HCLK/64, SCLK, SYSCLK/2, SYSCLK/4, or TM4IO input
- <Timer 5 >
- Function: Square wave output, event count, 16-bit cascade connection (connected with Timer 4)
  - Clock Source: HCLK, HCLK/4, HCLK/16, HCLK/64, HCLK/128, SCLK, SYSCLK/2, SYSCLK/8, or TM5IO input
- \* MN101LR02D cannot be used square wave output, event count and TM5IO.

<Timer 6>

- Function: One-minute timer can be generated in combination with a time base timer.
- Clock Source: HCLK,  $HCLK/2^7$ ,  $HCLK/2^{13}$ , SYCLK, SCLK,  $SCLK/2^7$  or  $SCLK/2^{13}$

<Time Base Timer>

- Function: An interrupt can be generated at a given set time.
- Clock Source: HCLK or SCLK
- Interrupt generation cycle:  $2^N/f_{HCLK}$ ,  $2^N/f_{SCLK}$  (N = 7, 8, 9, 10, 12, 13, 14, 15)

<Timer 7>

- Function: Square wave output, PWM output (duty/cycle are programmable), one-shot pulse output, IGBT output, event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYCLK, SCLK, or TM7IO input by 1, 2, 4 or 16.

<Timer 8 >

- Function: Square wave output, PWM output (duty/cycle are programmable), event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYCLK, SCLK, or TM8IO input by 1, 2, 4 or 16.

<Timer 9 >

- Function: Square wave output, PWM output (duty/cycle are programmable), event count, and input capture
- Clock Source: Generated clock by dividing HCLK, SYCLK, SCLK, or TM9IO input by 1, 2, 4 or 16.

\* MN101LR03D and MN101LR02D

cannot be used square wave output, PWM output, event count and TM9IO.

<RTC time base timer (RTC-TBT)>

- Function: Clock generation for the Real Time Clock (RTC)  
Frequency correction  
(Correction Range:  $\pm 488$  ppm to  $\pm 31220$  ppm, Accuracy: approx. 0.48 ppm to 30.52 ppm)
- Clock Source: SOSCLK or SRCCLK

<Real Time Clock (RTC)>

- Function: Calendar calculation, adjustment of leap year  
Periodic interrupt (0.5 s, 1 s, 1 min or 1 hour)  
Alarm0 interrupt (date/hour/minute), Alarm1 interrupt (month/day/hour/minute)

- Buzzer Output/Inverted Buzzer Output

- Output frequency:  $f_{HCLK}/2^M$  (M = 9, 10, 11, 12, 13, 14),  $f_{SCLK}/2^N$  (N = 3, 4)
- \* MN101LR02D can be used inverted buzzer output only.

- Serial Interface: 4 units

<Serial Interface 0, 1> (Full duplex UART/Clock synchronous serial)

- Function:
  - Full duplex UART:
    - Parity check, Detection of overrun error/framing error, Selectable transfer bits of 7 or 8
  - Clock synchronous serial (SPI compatible):
    - 2,3 or 4-wire communication, MSB/LSB first selectable, multiple bytes transmission is available.
- Clock Source: external clock, dedicated baud rate timer

<Serial Interface 2, 3> (Multi-master IIC/Clock synchronous serial)

- Function:
  - Multi-master IIC
  - Clock synchronous serial (SPI compatible):
    - 2,3 or 4-wire communication, MSB/LSB first selectable, multiple bytes transmission is available.
- Clock Source: external clock, dedicated baud rate timer

- Package

MN101LR05D: TQFP080-P-1212 (12 mm square, 0.5 mm pitch, halogen free)

MN101LR04D: TQFP064-P-1010 (10 mm square, 0.5 mm pitch, halogen free)

MN101LR03D: TQFP048-P-0707 ( 7 mm square, 0.5 mm pitch, halogen free)

MN101LR02D: HQFN032-A-0505 ( 5 mm square, 0.5 mm pitch, halogen free)

Panasonic "halogen free" semiconductor products refer to the products made of molding resin and interposer which conform to the following standards.

- Bromine: 900 ppm (Maximum Concentration Value)

- Chlorine: 900 ppm (Maximum Concentration Value)

- Bromine + Chlorine: 1500 ppm (Maximum Concentration Value)

The above-mentioned standards are based on the numerical value described in IEC61249-2-21.

Antimony and its compounds are not added intentionally.

- Operating Ambient Temperature: Ta = -40 °C to 85 °C

## 1.3 Comparison of Product Specification

Table:1.3.1 Functions

| Function           | Specification                            | MN101LR05D                              | MN101LR04D                              | MN101LR03D                             | MN101LR02D                          |
|--------------------|--|---|---|--|-------------------------------------|
| Port               | I/O port                                 | 69 pins                                 | 53 pins                                 | 37 pins                                | 22 pins                             |
|                    | N-channel transistor drive strength      | 55 pins                                 | 41 pins                                 | 27 pins                                | 19 pins                             |
| Interrupt          | Internal interrupt                       | 31                                      | 31                                      | 31                                     | 29                                  |
|                    | External interrupt                       | 8<br>(7: IRQ0-6, 1: KEY0-7)             | 8<br>(7: IRQ0-6, 1: KEY1-7)             | 8<br>(7: IRQ0-6, 1: KEY1-5)            | 3<br>(2: IRQ4-5, 1: KEY1-7)         |
| Timer 5            | Timer I/O                                | TM5IO                                   | TM5IO                                   | TM5IO                                  | - (*1)                              |
| Timer 9            | Timer I/O                                | TM9IO                                   | TM9IO                                   | - (*1)                                 | - (*1)                              |
| Serial interface 1 |  | √                                       | √                                       | √                                      | -                                   |
| Serial interface 3 | Serial communication pins                | SBO3/SDA3<br>SBT3/SCL3<br>SBI3<br>SBSC3 | SBO3/SDA3<br>SBT3/SCL3<br>SBI3<br>SBSC3 | SBO3/SDA3<br>SBT3/SCL3<br>-<br>-       | SBO3/SDA3<br>SBT3/SCL3<br>SBI3<br>- |
|                    | Clock synchronous                        | 2, 3 or 4-wire                          | 2, 3 or 4-wire                          | 2-wire                                 | 2 or 3-wire                         |
|                    | SPI compatible                           | √                                       | √                                       | - (*2)                                 | - (*2)                              |
| Buzzer             | Buzzer output<br>/Inverted buzzer output | BUZ<br>NBUZ                             | BUZ<br>NBUZ                             | BUZ<br>NBUZ                            | -<br>NBUZ                           |
| ADC                | Analog input                             | 8 pins (AN0-7)                          | 6 pins (AN2-7)                          | 4 pins (AN2-5)                         | 3 pins (AN3-5)                      |
| LCD driver         | Segment output                           | 43 pins (SEG0-42)<br>/39 pins (SEG4-42) | 31 pins (SEG0-30)                       | 21 pins (SEG0-20)                      | -                                   |
|                    | Common output                            | 4 pins (COM0-3)<br>/8 pins (COM0-7)     | 4 pins (COM0-3)                         | 4 pins (COM0-3)                        | -                                   |
| Oscillation        |  | HOSCCLK<br>SOSCCLK<br>HRCCLK<br>SRCCLK  | HOSCCLK<br>SOSCCLK<br>HRCCLK<br>SRCCLK  | HOSCCLK<br>SOSCCLK<br>HRCCLK<br>SRCCLK | -<br>SOSCCLK<br>HRCCLK<br>SRCCLK    |
| Package            |  | 80-pin TQFP                             | 64-pin TQFP                             | 48-pin TQFP                            | 32-pin HQFN                         |

\*1 Timer function is available.

\*2 Chip select pin is not assigned.

Table:1.3.2 Functions of I/O Port

| I/O Port | MN101LR05D |   |   |   |   |   |   |   | MN101LR04D |   |   |   |   |   |   |   | MN101LR03D |   |   |   |   |   |   |   | MN101LR02D |   |   |   |   |   |   |   |
|----------|------------|---|---|---|---|---|---|---|------------|---|---|---|---|---|---|---|------------|---|---|---|---|---|---|---|------------|---|---|---|---|---|---|---|
|          | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Port0    | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | √ | √ | √ | - | - | -          | - | √ | √ | - | - | - | - | -          | √ | √ | √ | - | - | - | - |
| Port1    | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | √ | √ | √ | - | - | -          | - | √ | √ | √ | √ | - | - | -          | - | √ | √ | √ | - | - | - |
| Port2    | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | - | - | - | - | √ | √ | √          | √ | - | - | - | - | - | - | √          | - | - | - | - | - | - | - |
| Port3    | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | √ | - | - | - | - |
| Port4    | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | √ | √ | √ | √ | √ | -          | - | - | √ | √ | √ | √ | √ | √          | - | - | - | √ | √ | √ | √ |
| Port5    | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | - | - | - | - | √ | √          | √ | √ | - | - | - | - | - | √          | √ | √ | - | - | - | - | - |
| Port6    | √          | √ | √ | √ | √ | √ | √ | √ | √          | √ | √ | √ | √ | √ | √ | √ | -          | - | - | - | √ | √ | √ | √ | √          | √ | √ | √ | - | - | - | - |
| Port7    | √          | √ | √ | √ | √ | √ | √ | √ | -          | - | - | - | √ | √ | √ | √ | -          | - | - | - | √ | √ | √ | √ | √          | - | - | - | - | - | - | - |
| Port8    | -          | - | √ | √ | √ | √ | √ | √ | -          | - | √ | √ | √ | √ | √ | √ | -          | - | √ | √ | √ | √ | √ | √ | -          | - | - | - | - | - | - | - |

√ : implemented I/O port

√ : implemented I/O port (selectable N-channel transistor drive strength)

- : not implemented

Table:1.3.3 Functions of LCD Control

| I/O Port | MN101LR05D |        |        |        |              |              |              |              | MN101LR04D |        |        |        |        |        |        |        | MN101LR03D |        |        |        |        |        |        |        |
|----------|------------|--------|--------|--------|--------------|--------------|--------------|--------------|------------|--------|--------|--------|--------|--------|--------|--------|------------|--------|--------|--------|--------|--------|--------|--------|
|          | 7          | 6      | 5      | 4      | 3            | 2            | 1            | 0            | 7          | 6      | 5      | 4      | 3      | 2      | 1      | 0      | 7          | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| Port2    | -          | SEG 36 | SEG 37 | SEG 38 | SEG 39       | SEG 40       | SEG 41       | SEG 42       | -          | SEG 28 | -      | -      | -      | -      | SEG 29 | SEG 30 | -          | SEG 20 | -      | -      | -      | -      | -      | -      |
| Port3    | SEG 28     | SEG 29 | SEG 30 | SEG 31 | SEG 32       | SEG 33       | SEG 34       | SEG 35       | SEG 20     | SEG 21 | SEG 22 | SEG 23 | SEG 24 | SEG 25 | SEG 26 | SEG 27 | SEG 12     | SEG 13 | SEG 14 | SEG 15 | SEG 16 | SEG 17 | SEG 18 | SEG 19 |
| Port4    | SEG 20     | SEG 21 | SEG 22 | SEG 23 | SEG 24       | SEG 25       | SEG 26       | SEG 27       | SEG 12     | SEG 13 | SEG 14 | SEG 15 | SEG 16 | SEG 17 | SEG 18 | SEG 19 | -          | -      | -      | SEG 7  | SEG 8  | SEG 9  | SEG 10 | SEG 11 |
| Port5    | SEG 12     | SEG 13 | SEG 14 | SEG 15 | SEG 16       | SEG 17       | SEG 18       | SEG 19       | SEG 8      | SEG 9  | SEG 10 | -      | -      | -      | -      | SEG 11 | SEG 4      | SEG 5  | SEG 6  | -      | -      | -      | -      | -      |
| Port6    | SEG 4      | SEG 5  | SEG 6  | SEG 7  | SEG 8        | SEG 9        | SEG 10       | SEG 11       | SEG 0      | SEG 1  | SEG 2  | SEG 3  | SEG 4  | SEG 5  | SEG 6  | SEG 7  | -          | -      | -      | -      | SEG 0  | SEG 1  | SEG 2  | SEG 3  |
| Port7    | COM 0      | COM 1  | COM 2  | COM 3  | COM 4/ SEG 0 | COM 5/ SEG 1 | COM 6/ SEG 2 | COM 7/ SEG 3 | -          | -      | -      | -      | COM 0  | COM 1  | COM 2  | COM 3  | -          | -      | -      | -      | COM 0  | COM 1  | COM 2  | COM 3  |
| Port8    | -          | -      | VLC 2  | VLC 3  | C2           | C1           | -            | -            | -          | -      | VLC 2  | VLC 3  | C2     | C1     | -      | -      | -          | -      | VLC 2  | VLC 3  | C2     | C1     | -      | -      |
| -        | VLC1       |        |        |        |              |              |              |              | VLC1       |        |        |        |        |        |        |        | VLC1       |        |        |        |        |        |        |        |

-: not implemented

LCD control function is not implemented in MN101LR02D.



Set "0" to the registers and bits corresponding to the functions which are not implemented.

| Pin No.        |                |                |                | Power supply<br>/Oscillations<br>/Reset<br>/Mode control | Port | External<br>interrupt<br>/KEY interrupt | Timer  | Serial<br>interface | Buzzer<br>/Clock output | A/D |
|----------------|----------------|----------------|----------------|--|------|---|--------|---------------------|-------------------------|-----|
| MN101<br>LR05D | MN101<br>LR04D | MN101<br>LR03D | MN101<br>LR02D |  |      |   |        |                     |                         |     |
| 45             | 37             | 29             | 21             |  | P44  |   |        | SBCS2A              |                         |     |
| 46             | 38             |                |                |  | P45  |   |        | SBI1B/RXD1B         |                         |     |
| 47             | 39             |                |                |  | P46  |   |        | SBO1B/TXD1B         |                         |     |
| 48             | 40             |                |                |  | P47  |   |        | SBT1B               |                         |     |
| 49             | 41             |                |                |  | P50  |   |        | SBCS1B              |                         |     |
| 50             |                |                |                |  | P51  |   |        | SBI3B               |                         |     |
| 51             |                |                |                |  | P52  |   |        | SBO3B/SDA3B         |                         |     |
| 52             |                |                |                |  | P53  |   |        | SBT3B/SCL3B         |                         |     |
| 53             |                |                |                |  | P54  | KEY0B                                   |        | SBCS3B              |                         |     |
| 54             | 42             | 30             | 22             |  | P55  | KEY1B                                   | TM1IOA |                     |                         |     |
| 55             | 43             | 31             | 23             |  | P56  | KEY2B                                   | TM3IOA |                     |                         |     |
| 56             | 44             | 32             | 24             |  | P57  | KEY3B                                   | TM8IOA |                     | CLKOUTB                 |     |
| 57             | 45             | 33             |                |  | P60  | IRQ0B                                   |        |                     |                         |     |
| 58             | 46             | 34             |                |  | P61  | IRQ1B                                   |        |                     |                         |     |
| 59             | 47             | 35             |                |  | P62  | IRQ2B                                   |        |                     |                         |     |
| 60             | 48             | 36             |                |  | P63  | IRQ3B                                   |        |                     |                         |     |
| 61             | 49             |                | 25             |  | P64  | KEY4B                                   |        | SBI0A/RXD0A         |                         |     |
| 62             | 50             |                | 26             |  | P65  | KEY5B                                   |        | SBO0A/TXD0A         |                         |     |
| 63             | 51             |                | 27             |  | P66  | KEY6B                                   |        | SBT0A               |                         |     |
| 64             | 52             |                | 28             |  | P67  | KEY7B                                   |        | SBCS0A              |                         |     |
| 65             | 53             | 37             |                |  | P70  | IRQ6B                                   |        |                     |                         |     |
| 66             | 54             | 38             |                |  | P71  | IRQ5B                                   |        |                     |                         |     |
| 67             | 55             | 39             |                |  | P72  | IRQ4B                                   | TM3IOB |                     |                         |     |
| 68             | 56             | 40             |                |  | P73  |   | TM5IOB |                     |                         |     |
| 69             |                |                |                |  | P74  |   |        |                     |                         |     |
| 70             |                |                |                |  | P75  |   |        |                     |                         |     |
| 71             |                |                |                |  | P76  |   |        |                     |                         |     |
| 72             |                |                |                |  | P77  |   |        |                     |                         |     |
| 73             | 57             | 41             |                | C1   | P82  |   |        |                     |                         |     |
| 74             | 58             | 42             |                | C2   | P83  |   |        |                     |                         |     |
| 75             | 59             | 43             |                | VLC3   | P84  |   |        |                     |                         |     |
| 76             | 60             | 44             |                | VLC2   | P85  |   |        |                     |                         |     |
| 77             | 61             | 45             |                | VLC1   |      |   |        |                     |                         |     |
| 78             | 62             | 46             | 29             | VDD30  |      |   |        |                     |                         |     |
| 79             | 63             | 47             | 30             | VDD18  |      |   |        |                     |                         |     |
| 80             | 64             | 48             | 31             | VDD11  |      |   |        |                     |                         |     |

\* See Table:1.3.3 for LCD control pins.






Figure:1.4.2 MN101LR04D Pin Configuration




Figure:1.4.3 MN101LR03D Pin Configuration




Figure:1.4.4 MN101LR02D Pin Configuration

Table:1.4.2 General-purpose Port Function Pin

| Pin name       |                |                |                | Input/<br>Output | Output<br>drive strength<br>selectable | Description   |
|----------------|----------------|----------------|----------------|------------------|--|---|
| MN101LR<br>05D | MN101LR<br>04D | MN101LR<br>03D | MN101LR<br>02D |                  |  |   |
| P00            | -              | -              | -              | Input/<br>Output | Yes                                    | Port 0<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.<br>-The drive strength of output Nch transistor can be changed. |
| P01            | -              | -              | -              |                  | Yes                                    |   |
| P02            | P02            | -              | -              |                  | Yes                                    |   |
| P03            | P03            | -              | -              |                  | Yes                                    |   |
| P04            | P04            | P04            | P04            |                  | Yes                                    |   |
| P05            | P05            | P05            | P05            |                  | Yes                                    |   |
| P06            | P06            | -              | P06            |                  | Yes                                    |   |
| P07            | P07            | -              | -              |                  | Yes                                    |   |
| P10            | -              | -              | -              | Input/<br>Output | No                                     | Port 1<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.   |
| P11            | -              | -              | -              |                  | No                                     |   |
| P12            | P12            | P12            | -              |                  | No                                     |   |
| P13            | P13            | P13            | P13            |                  | No                                     |   |
| P14            | P14            | P14            | P14            |                  | No                                     |   |
| P15            | P15            | P15            | P15            |                  | No                                     |   |
| P16            | P16            | -              | -              |                  | No                                     |   |
| P17            | P17            | -              | -              |                  | No                                     |   |
| P20            | P20            | -              | -              | Input/<br>Output | Yes                                    | Port 2<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.<br>-The drive strength of output Nch transistor can be changed. |
| P21            | P21            | -              | -              |                  | Yes                                    |   |
| P22            | -              | -              | -              |                  | Yes                                    |   |
| P23            | -              | -              | -              |                  | Yes                                    |   |
| P24            | -              | -              | -              |                  | Yes                                    |   |
| P25            | -              | -              | -              |                  | Yes                                    |   |
| P26            | P26            | P26            | -              |                  | Yes                                    |   |
| P27            | P27            | P27            | P27            | Input/<br>Output | No                                     | Port 2<br>-LSI is reset by setting P2OUT.P2OUT7 to "0".   |
| P30            | P30            | P30            | -              | Input/<br>Output | Yes                                    | Port 3<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.<br>-The drive strength of output Nch transistor can be changed. |
| P31            | P31            | P31            | -              |                  | Yes                                    |   |
| P32            | P32            | P32            | -              |                  | Yes                                    |   |
| P33            | P33            | P33            | -              |                  | Yes                                    |   |
| P34            | P34            | P34            | P34            |                  | Yes                                    |   |
| P35            | P35            | P35            | P35            |                  | Yes                                    |   |
| P36            | P36            | P36            | P36            |                  | Yes                                    |   |
| P37            | P37            | P37            | P37            |                  | Yes                                    |   |

| Pin name       |                |                |                | Input/<br>Output | Output<br>drive strength<br>selectable | Description   |
|----------------|----------------|----------------|----------------|------------------|--|---|
| MN101LR<br>05D | MN101LR<br>04D | MN101LR<br>03D | MN101LR<br>02D |                  |  |   |
| P40            | P40            | P40            | P40            | Input/<br>Output | Yes                                    | Port 4<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.<br>-The drive strength of output Nch transistor can be changed. |
| P41            | P41            | P41            | P41            |                  | Yes                                    |   |
| P42            | P42            | P42            | P42            |                  | Yes                                    |   |
| P43            | P43            | P43            | P43            |                  | Yes                                    |   |
| P44            | P44            | P44            | P44            |                  | Yes                                    |   |
| P45            | P45            | -              | -              |                  | Yes                                    |   |
| P46            | P46            | -              | -              |                  | Yes                                    |   |
| P47            | P47            | -              | -              |                  | Yes                                    |   |
| P50            | P50            | -              | -              | Input/<br>Output | Yes                                    | Port 5<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.<br>-The drive strength of output Nch transistor can be changed. |
| P51            | -              | -              | -              |                  | Yes                                    |   |
| P52            | -              | -              | -              |                  | Yes                                    |   |
| P53            | -              | -              | -              |                  | Yes                                    |   |
| P54            | -              | -              | -              |                  | Yes                                    |   |
| P55            | P55            | P55            | P55            |                  | Yes                                    |   |
| P56            | P56            | P56            | P56            |                  | Yes                                    |   |
| P57            | P57            | P57            | P57            |                  | Yes                                    |   |
| P60            | P60            | P60            | -              | Input/<br>Output | Yes                                    | Port 6<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.<br>-The drive strength of output Nch transistor can be changed. |
| P61            | P61            | P61            | -              |                  | Yes                                    |   |
| P62            | P62            | P62            | -              |                  | Yes                                    |   |
| P63            | P63            | P63            | -              |                  | Yes                                    |   |
| P64            | P64            | -              | P64            |                  | Yes                                    |   |
| P65            | P65            | -              | P65            |                  | Yes                                    |   |
| P66            | P66            | -              | P66            |                  | Yes                                    |   |
| P67            | P67            | -              | P67            |                  | Yes                                    |   |
| P70            | P70            | P70            | -              | Input/<br>Output | Yes                                    | Port 7<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.<br>-The drive strength of output Nch transistor can be changed. |
| P71            | P71            | P71            | -              |                  | Yes                                    |   |
| P72            | P72            | P72            | -              |                  | Yes                                    |   |
| P73            | P73            | P73            | -              |                  | Yes                                    |   |
| P74            | -              | -              | -              |                  | Yes                                    |   |
| P75            | -              | -              | -              |                  | Yes                                    |   |
| P76            | -              | -              | -              |                  | Yes                                    |   |
| P77            | -              | -              | -              |                  | Yes                                    |   |
| P80            | P80            | P80            | -              | Input/<br>Output | No                                     | Port 8<br>-At each port, the I/O direction and the pull-up resistor connection is controlled individually.<br>-At LSI reset, each pin is set to input mode and the pull-up resistor is not connected.   |
| P81            | P81            | P81            | -              |                  | No                                     |   |
| P82            | P82            | P82            | -              |                  | No                                     |   |
| P83            | P83            | P83            | -              |                  | No                                     |   |
| P84            | P84            | P84            | -              |                  | No                                     |   |
| P85            | P85            | P85            | -              |                  | No                                     |   |

## 1.5 Electrical Characteristics

### 1.5.1 Absolute Maximum Ratings

A. Absolute Maximum Ratings \*2 \*3

$V_{SS} = 0\text{ V}$

| Parameter |                                      |                | Symbol           | Rating                               | Unit |
|-----------|--------------------------------------|----------------|------------------|--------------------------------------|------|
| A1        | Supply voltage                       |                | $V_{DD30}$       | -0.3 to +4.6                         | V    |
| A2        | Input pin voltage                    |                | $V_I$            | -0.3 to $V_{DD30} + 0.3$ (up to 4.6) | V    |
| A3        | Output pin voltage                   |                | $V_O$            | -0.3 to $V_{DD30} + 0.3$ (up to 4.6) |      |
| A4        | Input/Output pin voltage             |                | $V_{IO1}$        | -0.3 to $V_{DD30} + 0.3$ (up to 4.6) |      |
| A5        | Peak output current                  | Except P1/8 *4 | $I_{OL1}$ (peak) | 30                                   | mA   |
| A6        |                                      | P1/8 *5        | $I_{OL2}$ (peak) | 10                                   |      |
| A7        |                                      | All pins       | $I_{OH}$ (peak)  | -10                                  |      |
| A8        | Average output current *1            | Except P1/8 *4 | $I_{OL1}$ (avg)  | 20                                   |      |
| A9        |                                      | P1/8 *5        | $I_{OL2}$ (avg)  | 5                                    |      |
| A10       |                                      | All pins       | $I_{OH}$ (avg)   | -5                                   |      |
| A11       | Total output current for all pins *1 |                | $I_{TOL}$        | 60                                   |      |
| A12       |                                      |                | $I_{TOH}$        | -60                                  |      |
| A13       | Power dissipation                    |                | $P_T$            | 230 ( $T_a = +85\text{ °C}$ )        | mW   |
| A14       | Operating ambient temperature        |                | $T_{opr}$        | -40 to +85                           | °C   |
| A15       | Storage temperature                  |                | $T_{stg}$        | -55 to +125                          |      |

\*1 The values are applied to any period of 100 ms.

\*2 To stabilize the internal power supply voltage, connect bypass capacitors as follows to at least one or more points close to the LSI: Capacitors of 1μF or more between  $V_{DD30}$  and  $V_{SS}$ , Capacitors of 0.1 μF and 1μF or more between  $V_{OUT18}$  and  $V_{SS}$ .

\*3 The absolute maximum ratings are the limit values beyond which the IC may be damaged. Operation is not guaranteed under these conditions.

\*4 The value is applied when selecting the large current output by setting PnNLC register. Except P1 corresponds in MN101LR02D.

\*5 P1 corresponds in MN101LR02D.

## 1.5.2 Operating Condition

### B. Operating Condition

$V_{SS} = 0\text{ V}$   
 $T_a = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$

| Parameter          |   | Symbol           | Condition                              | Limits |     |     | Unit |
|--------------------|---|------------------|--|--------|-----|-----|------|
|                    |   |                  |  | MIN    | TYP | MAX |      |
| Supply voltage *6  |   |                  |  |        |     |     |      |
| B1                 | Supply voltage                                      | V <sub>DD1</sub> | f <sub>SYSCLK</sub> ≤ 10.0 MHz         | 1.8    | --  | 3.6 | V    |
| B2                 |   | V <sub>DD2</sub> | f <sub>SYSCLK</sub> ≤ 1.0 MHz *7       | 1.3    | --  | 3.6 |      |
| B3                 |   | V <sub>DD3</sub> | f <sub>SYSCLK</sub> ≤ 40 kHz *8 *10    | 1.1    | --  | 3.6 |      |
| B4                 | RAM retention supply voltage                        | V <sub>DD4</sub> | At STOP mode *10                       | 1.1    | --  | 3.6 |      |
| Operating speed *9 |   |                  |  |        |     |     |      |
| B5                 | Instruction execution time<br>1/f <sub>SYSCLK</sub> | t <sub>c1</sub>  | V <sub>DD30</sub> = 1.8 V to 3.6 V     | 0.1    | --  | --  | μs   |
| B6                 |   | t <sub>c2</sub>  | V <sub>DD30</sub> = 1.3 V to 3.6 V     | 1.0    | --  | --  |      |
| B7                 |   | t <sub>c3</sub>  | V <sub>DD30</sub> = 1.1 V to 3.6 V *10 | 25.0   | --  | --  |      |

\*6  $f_{\text{SYSCLK}}$ : Frequency for the system clock

\*7 When  $f_{\text{SYSCLK}}$  is generated by using the internal high-speed oscillation.

\*8 When  $f_{\text{SYSCLK}}$  is generated by using the external low-speed oscillation or the internal low-speed oscillation.

\*9  $t_{c1,2}$ : When  $f_{\text{SYSCLK}}$  is generated by using the internal high-speed oscillation or the external high-speed oscillation.  
 (However, for  $t_{c2}$ , only by using the internal high-speed oscillation)  
 $t_{c3}$ : When  $f_{\text{SYSCLK}}$  is generated by using the internal low-speed oscillation.

\*10 When using auto reset function, the lowest voltage is the auto reset detection voltage.

$V_{DD30} = V_{\text{RSTL}}$  to  $3.6\text{ V}$ ,  $V_{SS} = 0\text{ V}$   
 $V_{\text{RSTL}} = 1.1\text{ V}$  at auto reset function  
 $T_a = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$

| Parameter  |           | Symbol                | Condition   | Limits |        |      | Unit |
|--|-----------|-----------------------|---|--------|--------|------|------|
|  |           |                       |   | MIN    | TYP    | MAX  |      |
| External high-speed oscillation Figure:1.5.1 (MN101LR02D is not applicable.) |           |                       |   |        |        |      |      |
| B8   | Frequency | F <sub>HOSCCLK</sub>  | V <sub>DD30</sub> = 1.8 V to 3.6 V                | 1.0    | --     | 10.0 | MHz  |
| External low-speed oscillation Figure:1.5.2                                  |           |                       |   |        |        |      |      |
| B9   | Frequency | F <sub>SOSCCLK</sub>  | V <sub>DD30</sub> = V <sub>RSTL</sub> to 3.6 V    | --     | 32.768 | --   | kHz  |
| Internal high-speed RC oscillation *11                                       |           |                       |   |        |        |      |      |
| B10  | Frequency | F <sub>HRCCLK10</sub> | V <sub>DD30</sub> = 1.8 V to 3.6 V<br>FCNT = "00" | --     | 10     | --   | MHz  |
| B11  |           | F <sub>HRCCLK8</sub>  | V <sub>DD30</sub> = 1.8 V to 3.6 V<br>FCNT = "01" | --     | 8      | --   | MHz  |
| B12  |           | F <sub>HRCCLK1</sub>  | V <sub>DD30</sub> = 1.3 V to 3.6 V<br>FCNT = "10" | --     | 1      | --   | MHz  |

$V_{DD30} = 1.8 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}$ 
 $V_{RSTL} = 1.1 \text{ V at auto reset function}$ 
 $T_a = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$ 

| Parameter   |                      | Symbol               | Condition    | Limits |     |      | Unit |
|---|----------------------|----------------------|--------------|--------|-----|------|------|
|   |                      |                      |              | MIN    | TYP | MAX  |      |
| External clock input 1 OSC1 (OSC2 is open.) (MN101LR02D is not applicable.) |                      |                      |              |        |     |      |      |
| B18   | Clock frequency      | f <sub>HOSCCLK</sub> |              | 1.0    | --  | 10.0 | MHz  |
| B19   | High period time *12 | t <sub>wh1</sub>     | Figure:1.5.3 | 45     | --  | --   | ns   |
| B20   | Low period time *12  | t <sub>wl1</sub>     |              | 45     | --  | --   |      |
| B21   | Rise time            | t <sub>wr1</sub>     | Figure:1.5.3 | --     | --  | 5.0  |      |
| B22   | Fall time            | t <sub>wf1</sub>     |              | --     | --  | 5.0  |      |

\*12 Set the clock duty ratio to the value from 45 % to 55 %.




Figure:1.5.3 OSC1 timing diagram

## 1.5.3 DC Characteristics

### C. DC Characteristics

$V_{SS} = 0\text{ V}$   
 $T_a = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$

| Parameter          | Symbol                      | Condition  | Limits   |     |      | Unit |    |
|--------------------|-----------------------------|--|--|-----|------|------|----|
|                    |                             |  | MIN  | TYP | MAX  |      |    |
| Supply current *13 |                             |  |  |     |      |      |    |
| C1<br>*14          | Operating supply<br>current | I <sub>DD1</sub>   | f <sub>HOSCCLK</sub> = 10 MHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.8 V<br>[f <sub>SYSCLK</sub> = f <sub>HOSCCLK</sub> ] | --  | 2.1  | 3.1  | mA |
| C2                 |                             | I <sub>DD2</sub>   | f <sub>HRCCLK</sub> = 10 MHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.8 V<br>[f <sub>SYSCLK</sub> = f <sub>HRCCLK</sub> ]   | --  | 2.1  | 3.0  |    |
| C3                 |                             | I <sub>DD3</sub>   | f <sub>HRCCLK</sub> = 8 MHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.8 V<br>[f <sub>SYSCLK</sub> = f <sub>HRCCLK</sub> ]    | --  | 1.72 | 2.5  |    |
| C4                 |                             | I <sub>DD4</sub>   | f <sub>HRCCLK</sub> = 8 MHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.8 V<br>[f <sub>SYSCLK</sub> = f <sub>HRCCLK</sub> /2]  | --  | 0.94 | 1.5  |    |
| C5<br>*14          |                             | I <sub>DD5</sub>   | f <sub>HOSCCLK</sub> = 4 MHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.8 V<br>[f <sub>SYSCLK</sub> = f <sub>HOSCCLK</sub> ]  | --  | 0.84 | 1.3  |    |
| C6                 |                             | I <sub>DD6</sub>   | f <sub>HRCCLK</sub> = 1 MHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.3 V<br>[f <sub>SYSCLK</sub> = f <sub>HRCCLK</sub> ]    | --  | 0.22 | 0.36 |    |
| C7                 | I <sub>DD7</sub>            | f <sub>SOSCCLK</sub> = 32.768 kHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.1 V<br>[f <sub>SYSCLK</sub> = f <sub>SOSCCLK</sub> ] | --   | 5.6 | 9.5  | μA   |    |
| C8                 | I <sub>DD8</sub>            | f <sub>SRCLK</sub> = 40 kHz<br>V <sub>DD30</sub> = 3.0 V, V <sub>DD18</sub> = 1.1 V<br>[f <sub>SYSCLK</sub> = f <sub>SRCLK</sub> ]         | --   | 6.7 | 11.6 |      |    |

\*14 MN101LR02D is not applicable.



$V_{DD30} = V_{RSTL}$  to 3.6 V,  $V_{SS} = 0$  V

 $V_{RSTL} = 1.1$  V at auto reset function

 $T_a = -40$  °C to  $+85$  °C

| Parameter   |                            | Symbol            | Condition  | Limits               |     |                      | Unit |
|---|----------------------------|-------------------|--|----------------------|-----|----------------------|------|
|   |                            |                   |  | MIN                  | TYP | MAX                  |      |
| Input pin 1 NATRON (Schmitt input)  |                            |                   |  |                      |     |                      |      |
| C15   | High-level input voltage   | V <sub>IH1</sub>  |  | 0.8V <sub>DD30</sub> | --  | V <sub>DD30</sub>    | V    |
| C16   | Low-level input voltage    | V <sub>IL1</sub>  |  | 0                    | --  | 0.2V <sub>DD30</sub> |      |
| C17   | Input leakage current      | I <sub>LK1</sub>  | V <sub>I</sub> = 0 V to V <sub>DD30</sub>  | --                   | --  | ± 1                  | μA   |
| Input pin 2 DMOD (Schmitt input)  |                            |                   |  |                      |     |                      |      |
| C18   | High-level input voltage   | V <sub>IH2</sub>  |  | 0.8V <sub>DD30</sub> | --  | V <sub>DD30</sub>    | V    |
| C19   | Low-level input voltage    | V <sub>IL2</sub>  |  | 0                    | --  | 0.2V <sub>DD30</sub> |      |
| C20   | Pull-down resistance       | I <sub>RL2</sub>  | V <sub>DD30</sub> = 3.0 V, V <sub>I</sub> = V <sub>DD30</sub>                        | 30                   | 100 | 300                  | kΩ   |
| Input/Output pin 3 (Schmitt input)<br>MN101LR05D: P10 to P17, P80 to P85<br>MN101LR04D: P12 to P17, P80 to P85<br>MN101LR03D: P12 to P15, P80 to P85<br>MN101LR02D: P13 to P15  |                            |                   |  |                      |     |                      |      |
| C21   | High-level input voltage   | V <sub>IH3</sub>  |  | 0.8V <sub>DD30</sub> | --  | V <sub>DD30</sub>    | V    |
| C22   | Low-level input voltage    | V <sub>IL3</sub>  |  | 0                    | --  | 0.2V <sub>DD30</sub> |      |
| C23   | Input leakage current      | I <sub>LK3</sub>  | V <sub>I</sub> = 0 V to V <sub>DD30</sub>  | --                   | --  | ± 1                  | μA   |
| C24   | Pull-down resistance       | I <sub>RH3</sub>  | V <sub>DD30</sub> = 3.0 V, V <sub>I</sub> = V <sub>SS</sub><br>with pull-up resistor | 30                   | 100 | 300                  | kΩ   |
| C25   | High-level output voltage  | V <sub>OH3</sub>  | V <sub>DD30</sub> = 3.0 V, I <sub>OH</sub> = -2.0 mA                                 | 2.4                  | --  | --                   | V    |
| C26   | Low-level output voltage   | V <sub>OL3</sub>  | V <sub>DD30</sub> = 3.0 V, I <sub>OL</sub> = 2.0 mA                                  | --                   | --  | 0.4                  |      |
| Input/Output pin 4 (Schmitt input)<br>MN101LR05D: P00 to P07, P20 to P26, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77<br>MN101LR04D: P02 to P07, P20, P21, P26, P30 to P37, P40 to P47, P50, P55 to P57, P60 to P67, P70 to P73<br>MN101LR03D: P04, P05, P26, P30 to P37, P40 to P44, P55 to P57, P60 to P63, P70 to P73<br>MN101LR02D: P04 to P06, P34 to P37, P40 to P44, P55 to P57, P64 to P67 |                            |                   |  |                      |     |                      |      |
| C27   | High-level input voltage   | V <sub>IH4</sub>  |  | 0.8V <sub>DD30</sub> | --  | V <sub>DD30</sub>    | V    |
| C28   | Low-level input voltage    | V <sub>IL4</sub>  |  | 0                    | --  | 0.2V <sub>DD30</sub> |      |
| C29   | Input leakage current      | I <sub>LK4</sub>  | V <sub>I</sub> = 0 V to V <sub>DD30</sub>  | --                   | --  | ±1                   | μA   |
| C30   | Pull-down resistance       | I <sub>RH4</sub>  | V <sub>DD30</sub> = 3.0 V, V <sub>I</sub> = V <sub>SS</sub><br>with pull-up resistor | 30                   | 100 | 300                  | kΩ   |
| C31   | High-level output voltage  | V <sub>OH4</sub>  | V <sub>DD30</sub> = 3.0 V, I <sub>OH</sub> = -2.0 mA                                 | 2.4                  | --  | --                   | V    |
| C32   | Low-level output voltage 1 | V <sub>OL41</sub> | V <sub>DD30</sub> = 3.0 V, I <sub>OL</sub> = 2.0 mA<br>at Large output current OFF   | --                   | --  | 0.4                  |      |
| C33   | Low-level output voltage 2 | V <sub>OL42</sub> | V <sub>DD30</sub> = 3.0 V, I <sub>OL</sub> = 8.0 mA<br>at Large output current ON    | --                   | --  | 0.4                  |      |

## 1.5.5 Reset/Power supply Detection Characteristics

### E. Reset/Power supply Detection Characteristics

$V_{DD30} = V_{RSTL}$  to 3.6 V,  $V_{SS} = 0$  V  
 $V_{RSTL} = 1.1$  V at auto reset function  
 $T_a = -40$  °C to  $+85$  °C

| Parameter              |                                    | Symbol              | Condition                            | Limits            |      |      | Unit |
|------------------------|------------------------------------|---------------------|--------------------------------------|-------------------|------|------|------|
|                        |                                    |                     |                                      | MIN               | TYP  | MAX  |      |
| Reset                  |                                    |                     |                                      |                   |      |      |      |
| E1                     | Operating supply current           | V <sub>DD3</sub>    | With auto reset                      | V <sub>RSTL</sub> | --   | 3.6  | V    |
| E2                     | Auto reset voltage detection level | V <sub>RSTH</sub>   | V <sub>DD30</sub> = "Low" --> "High" | 1.10              | 1.23 | 1.35 |      |
| E3                     |                                    | V <sub>RSTL</sub>   | V <sub>DD30</sub> = "High" --> "Low" | 1.10              | 1.18 | 1.30 |      |
| E4                     | Slope of voltage startup           | SL <sub>VDD30</sub> |                                      | --                | --   | 1.0  | V/ms |
| Power supply Detection |                                    |                     |                                      |                   |      |      |      |
| E5                     | Detection voltage                  | V <sub>LVI</sub>    |                                      | 1.00              | 1.10 | 1.20 | V    |
|                        |                                    |                     |                                      | 1.05              | 1.15 | 1.25 |      |
|                        |                                    |                     |                                      | 1.10              | 1.20 | 1.30 |      |
|                        |                                    |                     |                                      | 1.15              | 1.25 | 1.35 |      |
|                        |                                    |                     |                                      | 1.20              | 1.30 | 1.40 |      |
|                        |                                    |                     |                                      | 1.25              | 1.35 | 1.45 |      |
|                        |                                    |                     |                                      | 1.30              | 1.40 | 1.50 |      |
|                        |                                    |                     |                                      | 1.40              | 1.50 | 1.60 |      |
|                        |                                    |                     |                                      | 1.50              | 1.60 | 1.70 |      |
|                        |                                    |                     |                                      | 1.60              | 1.70 | 1.80 |      |
|                        |                                    |                     |                                      | 1.70              | 1.80 | 1.90 |      |
|                        |                                    |                     |                                      | 1.80              | 1.90 | 2.00 |      |
|                        |                                    |                     |                                      | 1.90              | 2.00 | 2.10 |      |
|                        |                                    |                     |                                      | 2.00              | 2.10 | 2.20 |      |
|                        |                                    |                     |                                      | 2.10              | 2.20 | 2.30 |      |
|                        |                                    |                     |                                      | 2.20              | 2.30 | 2.40 |      |
|                        |                                    |                     |                                      | 2.30              | 2.40 | 2.50 |      |
|                        |                                    |                     |                                      | 2.40              | 2.50 | 2.60 |      |
|                        |                                    |                     |                                      | 2.50              | 2.60 | 2.70 |      |
|                        |                                    |                     |                                      | 2.60              | 2.70 | 2.80 |      |
|                        |                                    |                     |                                      | 2.70              | 2.80 | 2.90 |      |
|                        |                                    |                     |                                      | 2.80              | 2.90 | 3.00 |      |



- Package code: HQFN032-A-0505Unit: mm

Figure:1.6.4 32-pin HQFN Package Dimension



This package dimension is subject to change. Before using this product, obtain product spec-

## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.  
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.