

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | HDMI-CEC, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 37 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V |
| Data Converters | A/D 13x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-UFQFN Exposed Pad |
| Supplier Device Package | 48-UFQFPN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f071c8u6 |

3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 32 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 87 GPIOs can be connected to the 16 external interrupt lines.

3.10 Analog-to-digital converter (ADC)

The 12-bit analog-to-digital converter has up to 16 external and 3 internal (temperature sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Table 3. Temperature sensor calibration values

| Calibration value name | Description | Memory address |
|------------------------|------------------------------------------------------------------------------------------------------------|---------------------------|
| TS_CAL1 | TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), $V_{\text{DDA}} = 3.3$ V (± 10 mV) | 0x1FFF F7B8 - 0x1FFF F7B9 |
| TS_CAL2 | TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), $V_{\text{DDA}} = 3.3$ V (± 10 mV) | 0x1FFF F7C2 - 0x1FFF F7C3 |

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. The

precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4. Internal voltage reference calibration values

| Calibration value name | Description | Memory address |
|------------------------|---------------------------------------------------------------------------------------------|---------------------------|
| VREFINT_CAL | Raw data acquired at a temperature of 30 °C (± 5 °C), $V_{DDA} = 3.3$ V (± 10 mV) | 0x1FFF F7BA - 0x1FFF F7BB |

3.10.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.11 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This digital Interface supports the following features:

- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion

Six DAC trigger inputs are used in the device. The DAC is triggered through the timer trigger outputs and the DAC interface is generating its own DMA requests.

3.12 Comparators (COMP)

The device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pins
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to [Table 28: Embedded internal reference voltage](#) for the value and precision of the internal reference voltage.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop and Standby mode capability
- Periodic wakeup unit with programmable resolution and period.
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

3.16 Inter-integrated circuit interface (I²C)

Up to two I²C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive on most of the associated I/Os.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Table 8. Comparison of I²C analog and digital filters

| Aspect | Analog filter | Digital filter |
|----------------------------------|-------------------------------------------------------|------------------------------------------------------------------------------------|
| Pulse width of suppressed spikes | ≥ 50 ns | Programmable length from 1 to 15 I2Cx peripheral clocks |
| Benefits | Available in Stop mode | –Extra filtering capability vs. standard requirements –Stable length |
| Drawbacks | Variations depending on temperature, voltage, process | Wakeup from Stop on address match is not available when digital filter is enabled. |

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts

Figure 5. LQFP64 package pinout




Figure 6. LQFP48 package pinout




Figure 7. UFQFPN48 package pinout





Figure 8. WLCSP49 package pinout



1. The above figure shows the package in top view, changing from bottom view in the previous document versions.

Table 14. Alternate functions selected through GPIOA_AFR registers for port A

| Pin name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|----------|---------------------|------------|--------------|------------|------------|------------|----------|-----------|
| PA0 | - | USART2_CTS | TIM2_CH1_ETR | TSC_G1_IO1 | USART4_TX | - | - | COMP1_OUT |
| PA1 | EVENTOUT | USART2_RTS | TIM2_CH2 | TSC_G1_IO2 | USART4_RX | TIM15_CH1N | - | - |
| PA2 | TIM15_CH1 | USART2_TX | TIM2_CH3 | TSC_G1_IO3 | - | - | - | COMP2_OUT |
| PA3 | TIM15_CH2 | USART2_RX | TIM2_CH4 | TSC_G1_IO4 | - | - | - | - |
| PA4 | SPI1_NSS, I2S1_WS | USART2_CK | - | TSC_G2_IO1 | TIM14_CH1 | - | - | - |
| PA5 | SPI1_SCK, I2S1_CK | CEC | TIM2_CH1_ETR | TSC_G2_IO2 | - | - | - | - |
| PA6 | SPI1_MISO, I2S1_MCK | TIM3_CH1 | TIM1_BKIN | TSC_G2_IO3 | USART3_CTS | TIM16_CH1 | EVENTOUT | COMP1_OUT |
| PA7 | SPI1_MOSI, I2S1_SD | TIM3_CH2 | TIM1_CH1N | TSC_G2_IO4 | TIM14_CH1 | TIM17_CH1 | EVENTOUT | COMP2_OUT |
| PA8 | MCO | USART1_CK | TIM1_CH1 | EVENTOUT | CRS_SYNC | - | - | - |
| PA9 | TIM15_BKIN | USART1_TX | TIM1_CH2 | TSC_G4_IO1 | - | - | - | - |
| PA10 | TIM17_BKIN | USART1_RX | TIM1_CH3 | TSC_G4_IO2 | - | - | - | - |
| PA11 | EVENTOUT | USART1_CTS | TIM1_CH4 | TSC_G4_IO3 | - | - | - | COMP1_OUT |
| PA12 | EVENTOUT | USART1_RTS | TIM1_ETR | TSC_G4_IO4 | - | - | - | COMP2_OUT |
| PA13 | SWDIO | IR_OUT | | - | - | - | - | - |
| PA14 | SWCLK | USART2_TX | - | - | - | - | - | - |
| PA15 | SPI1_NSS, I2S1_WS | USART2_RX | TIM2_CH1_ETR | EVENTOUT | USART4_RTS | - | - | - |

Table 20. STM32F071x8/xB peripheral register boundary addresses

| Bus | Boundary address | Size | Peripheral |
|------|---------------------------|---------|------------------------|
| | 0x4800 1800 - 0x5FFF FFFF | ~384 MB | Reserved |
| AHB2 | 0x4800 1400 - 0x4800 17FF | 1 KB | GPIOF |
| | 0x4800 1000 - 0x4800 13FF | 1 KB | GPIOE |
| | 0x4800 0C00 - 0x4800 0FFF | 1 KB | GPIOD |
| | 0x4800 0800 - 0x4800 0BFF | 1 KB | GPIOC |
| | 0x4800 0400 - 0x4800 07FF | 1 KB | GPIOB |
| | 0x4800 0000 - 0x4800 03FF | 1 KB | GPIOA |
| | 0x4002 4400 - 0x47FF FFFF | ~128 MB | Reserved |
| AHB1 | 0x4002 4000 - 0x4002 43FF | 1 KB | TSC |
| | 0x4002 3400 - 0x4002 3FFF | 3 KB | Reserved |
| | 0x4002 3000 - 0x4002 33FF | 1 KB | CRC |
| | 0x4002 2400 - 0x4002 2FFF | 3 KB | Reserved |
| | 0x4002 2000 - 0x4002 23FF | 1 KB | Flash memory interface |
| | 0x4002 1400 - 0x4002 1FFF | 3 KB | Reserved |
| | 0x4002 1000 - 0x4002 13FF | 1 KB | RCC |
| | 0x4002 0400 - 0x4002 0FFF | 3 KB | Reserved |
| | 0x4002 0000 - 0x4002 03FF | 1 KB | DMA |
| | 0x4001 8000 - 0x4001 FFFF | 32 KB | Reserved |
| APB | 0x4001 5C00 - 0x4001 7FFF | 9 KB | Reserved |
| | 0x4001 5800 - 0x4001 5BFF | 1 KB | DBGMCU |
| | 0x4001 4C00 - 0x4001 57FF | 3 KB | Reserved |
| | 0x4001 4800 - 0x4001 4BFF | 1 KB | TIM17 |
| | 0x4001 4400 - 0x4001 47FF | 1 KB | TIM16 |
| | 0x4001 4000 - 0x4001 43FF | 1 KB | TIM15 |
| | 0x4001 3C00 - 0x4001 3FFF | 1 KB | Reserved |
| | 0x4001 3800 - 0x4001 3BFF | 1 KB | USART1 |
| | 0x4001 3400 - 0x4001 37FF | 1 KB | Reserved |
| | 0x4001 3000 - 0x4001 33FF | 1 KB | SPI1/I2S1 |
| | 0x4001 2C00 - 0x4001 2FFF | 1 KB | TIM1 |
| | 0x4001 2800 - 0x4001 2BFF | 1 KB | Reserved |
| | 0x4001 2400 - 0x4001 27FF | 1 KB | ADC |
| | 0x4001 0800 - 0x4001 23FF | 7 KB | Reserved |
| | 0x4001 0400 - 0x4001 07FF | 1 KB | EXTI |
| | 0x4001 0000 - 0x4001 03FF | 1 KB | SYSCFG + COMP |
| | 0x4000 8000 - 0x4000 FFFF | 32 KB | Reserved |

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = V_{DDA} = 3.3\text{ V}$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 10](#).

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 11](#).




Table 27. Programmable voltage detector characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------|-------------------------|--------------|------|------|---------------------|------|
| V_{PVD6} | PVD threshold 6 | Rising edge | 2.66 | 2.78 | 2.9 | V |
| | | Falling edge | 2.56 | 2.68 | 2.8 | V |
| V_{PVD7} | PVD threshold 7 | Rising edge | 2.76 | 2.88 | 3 | V |
| | | Falling edge | 2.66 | 2.78 | 2.9 | V |
| $V_{PVDhyst}^{(1)}$ | PVD hysteresis | - | - | 100 | - | mV |
| $I_{DD(PVD)}$ | PVD current consumption | - | - | 0.15 | 0.26 ⁽¹⁾ | μA |

1. Guaranteed by design, not tested in production.

6.3.4 Embedded reference voltage

The parameters given in [Table 28](#) are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 24: General operating conditions](#).

Table 28. Embedded internal reference voltage

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------|---------------------------------------------------------------|----------------------------------------|----------------------|------|--------------------|--------|
| V_{REFINT} | Internal reference voltage | $-40\text{ °C} < T_A < +105\text{ °C}$ | 1.2 | 1.23 | 1.25 | V |
| t_{START} | ADC_IN17 buffer startup time | - | - | - | 10 ⁽¹⁾ | μs |
| $t_{S_vrefint}$ | ADC sampling time when reading the internal reference voltage | - | 4 ⁽¹⁾ | - | - | μs |
| ΔV_{REFINT} | Internal reference voltage spread over the temperature range | $V_{DDA} = 3\text{ V}$ | - | - | 10 ⁽¹⁾ | mV |
| T_{Coeff} | Temperature coefficient | - | - 100 ⁽¹⁾ | - | 100 ⁽¹⁾ | ppm/°C |

1. Guaranteed by design, not tested in production.

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in [Figure 13: Current consumption measurement scheme](#).

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Table 31. Typical and maximum consumption in Stop and Standby modes

| Sym- bol | Para- meter | Conditions | Typ @V _{DD} (V _{DD} = V _{DDA}) | | | | | | Max ⁽¹⁾ | | | Unit |
|------------------|--------------------------------|--------------------------------------------------|------------------------------------------------------------|-------|-------|-------|-------|-------|---------------------------|---------------------------|----------------------------|--------------------|
| | | | 2.0 V | 2.4 V | 2.7 V | 3.0 V | 3.3 V | 3.6 V | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | |
| I _{DD} | Supply current in Stop mode | Regulator in run mode, all oscillators OFF | 15.4 | 15.5 | 15.6 | 15.7 | 15.8 | 15.9 | 23 ⁽²⁾ | 49 | 68 ⁽²⁾ | µA |
| | | Regulator in low-power mode, all oscillators OFF | 3.2 | 3.3 | 3.4 | 3.5 | 3.6 | 3.7 | 8 ⁽²⁾ | 33 | 51 ⁽²⁾ | |
| | Supply current in Standby mode | LSI ON and IWDG ON | 0.8 | 1.0 | 1.1 | 1.2 | 1.3 | 1.4 | - | - | - | |
| | | LSI OFF and IWDG OFF | 0.6 | 0.7 | 0.9 | 0.9 | 1.0 | 1.1 | 2.1 ⁽²⁾ | 2.6 | 3.1 ⁽²⁾ | |
| I _{DDA} | Supply current in Stop mode | V _{DDA} monitoring ON | Regulator in run mode, all oscillators OFF | 2.1 | 2.2 | 2.3 | 2.5 | 2.6 | 2.8 | 3.5 ⁽²⁾ | 3.6 | 4.6 ⁽²⁾ |
| | | | Regulator in low-power mode, all oscillators OFF | 2.1 | 2.2 | 2.3 | 2.5 | 2.6 | 2.8 | 3.5 ⁽²⁾ | 3.6 | 4.6 ⁽²⁾ |
| | Supply current in Standby mode | V _{DDA} monitoring ON | LSI ON and IWDG ON | 2.5 | 2.7 | 2.8 | 3.0 | 3.2 | 3.5 | - | - | - |
| | | | LSI OFF and IWDG OFF | 1.9 | 2.1 | 2.2 | 2.3 | 2.5 | 2.6 | 3.5 ⁽²⁾ | 3.6 | 4.6 ⁽²⁾ |
| | Supply current in Stop mode | V _{DDA} monitoring OFF | Regulator in run mode, all oscillators OFF | 1.3 | 1.3 | 1.4 | 1.4 | 1.5 | 1.5 | - | - | - |
| | | | Regulator in low-power mode, all oscillators OFF | 1.3 | 1.3 | 1.4 | 1.4 | 1.5 | 1.5 | - | - | - |
| | Supply current in Standby mode | V _{DDA} monitoring OFF | LSI ON and IWDG ON | 1.7 | 1.8 | 1.9 | 2.0 | 2.1 | 2.2 | - | - | - |
| | | | LSI OFF and IWDG OFF | 1.2 | 1.2 | 1.2 | 1.3 | 1.3 | 1.4 | - | - | - |

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of I_{DD} and I_{DDA}).

Table 32. Typical and maximum current consumption from the V_{BAT} supply

| Symbol | Parameter | Conditions | Typ @ V _{BAT} | | | | | | Max ⁽¹⁾ | | | Unit |
|----------------------|---------------------------|-------------------------------------------------------------------------|------------------------|-------|-------|-------|-------|-------|------------------------|------------------------|-------------------------|------|
| | | | 1.65 V | 1.8 V | 2.4 V | 2.7 V | 3.3 V | 3.6 V | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | |
| I _{DD_VBAT} | RTC domain supply current | LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00' | 0.5 | 0.6 | 0.7 | 0.8 | 1.1 | 1.2 | 1.3 | 1.7 | 2.3 | μA |
| | | LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11' | 0.8 | 0.9 | 1.1 | 1.2 | 1.4 | 1.6 | 1.7 | 2.1 | 2.8 | |

1. Data based on characterization results, not tested in production.

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = V_{DDA} = 3.3 V
- All I/O pins are in analog input configuration
- The Flash memory access time is adjusted to f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f_{PCLK} = f_{HCLK}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 49. EMI characteristics

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. [f_{HSE}/f_{HCLK}] | Unit |
|-----------|------------|--------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------------------|------------|
| | | | | 8/48 MHz | |
| S_{EMI} | Peak level | $V_{DD} = 3.6\text{ V}$, $T_A = 25\text{ }^{\circ}\text{C}$, LQFP100 package compliant with IEC 61967-2 | 0.1 to 30 MHz | -2 | dB μ V |
| | | | 30 to 130 MHz | 27 | |
| | | | 130 MHz to 1 GHz | 17 | |
| | | | EMI Level | 4 | - |

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 52. I/O current injection susceptibility

| Symbol | Description | Functional susceptibility | | Unit |
|-----------|------------------------------------------------------------------------------------------------------|---------------------------|--------------------|------|
| | | Negative injection | Positive injection | |
| I_{INJ} | Injected current on BOOT0 and PF1 pins | -0 | NA | mA |
| | Injected current on PC0 pin | -0 | +5 | |
| | Injected current on PA11 and PA12 pins with induced leakage current on adjacent pins less than -1 mA | -5 | NA | |
| | Injected current on all other FT and FTf pins | -5 | NA | |
| | Injected current on all other TTa, TC and RST pins | -5 | +5 | |

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in [Table 53](#) are derived from tests performed under the conditions summarized in [Table 24: General operating conditions](#). All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Table 53. I/O static characteristics


| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------|----------------------------|---------------------------|---------------------------------|-------------|-------------------------------|------|
| V_{IL} | Low level input voltage | TC and TTa I/O | - | - | $0.3 V_{DDIOx} + 0.07^{(1)}$ | V |
| | | FT and FTf I/O | - | - | $0.475 V_{DDIOx} - 0.2^{(1)}$ | |
| | | BOOT0 | - | - | $0.3 V_{DDIOx} - 0.3^{(1)}$ | |
| | | All I/Os except BOOT0 pin | - | - | $0.3 V_{DDIOx}$ | |
| V_{IH} | High level input voltage | TC and TTa I/O | $0.445 V_{DDIOx} + 0.398^{(1)}$ | - | - | V |
| | | FT and FTf I/O | $0.5 V_{DDIOx} + 0.2^{(1)}$ | - | - | |
| | | BOOT0 | $0.2 V_{DDIOx} + 0.95^{(1)}$ | - | - | |
| | | All I/Os except BOOT0 pin | $0.7 V_{DDIOx}$ | - | - | |
| V_{hys} | Schmitt trigger hysteresis | TC and TTa I/O | - | $200^{(1)}$ | - | mV |
| | | FT and FTf I/O | - | $100^{(1)}$ | - | |
| | | BOOT0 | - | $300^{(1)}$ | - | |

Table 55. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

| OSPEEDRy [1:0] value ⁽¹⁾ | Symbol | Parameter | Conditions | Min | Max | Unit |
|----------------------------------------|---------------------------------|-----------------------------------------------------------------|-------------------------------------------------------------|-----|-----|------|
| Fm+ configuration (4) | $f_{\max(\text{IO})\text{out}}$ | Maximum frequency ⁽³⁾ | $C_L = 50 \text{ pF}$, $V_{\text{DDIOx}} \geq 2 \text{ V}$ | - | 2 | MHz |
| | $t_{f(\text{IO})\text{out}}$ | Output fall time | | - | 12 | ns |
| | $t_{r(\text{IO})\text{out}}$ | Output rise time | | - | 34 | |
| | $f_{\max(\text{IO})\text{out}}$ | Maximum frequency ⁽³⁾ | $C_L = 50 \text{ pF}$, $V_{\text{DDIOx}} < 2 \text{ V}$ | - | 0.5 | MHz |
| | $t_{f(\text{IO})\text{out}}$ | Output fall time | | - | 16 | ns |
| | $t_{r(\text{IO})\text{out}}$ | Output rise time | | - | 44 | |
| - | $t_{\text{EXTI}pw}$ | Pulse width of external signals detected by the EXTI controller | - | 10 | - | ns |

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxx RM0091 reference manual for a description of GPIO Port configuration register.
2. Guaranteed by design, not tested in production.
3. The maximum frequency is defined in [Figure 23](#).
4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.

Figure 23. I/O AC characteristics definition



6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 24: General operating conditions](#).

Table 56. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------|-------------------------------|------------|------------------------------|-----|---------------------------|------|
| $V_{IL(\text{NRST})}$ | NRST input low level voltage | - | - | - | $0.3 V_{DD} + 0.07^{(1)}$ | V |
| $V_{IH(\text{NRST})}$ | NRST input high level voltage | - | $0.445 V_{DD} + 0.398^{(1)}$ | - | - | |

Table 57. ADC characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------------|-------------------------------------------------|----------------------------------------------------------------------------|------------------------------------------------------------------------------|-----|------------------------------------------------|-------------------------|
| $f_{\text{TRIG}}^{(2)}$ | External trigger frequency | $f_{\text{ADC}} = 14 \text{ MHz}$, 12-bit resolution | - | - | 823 | kHz |
| | | 12-bit resolution | - | - | 17 | $1/f_{\text{ADC}}$ |
| V_{AIN} | Conversion voltage range | - | 0 | - | V_{DDA} | V |
| $R_{\text{AIN}}^{(2)}$ | External input impedance | See Equation 1 and Table 58 for details | - | - | 50 | k Ω |
| $R_{\text{ADC}}^{(2)}$ | Sampling switch resistance | - | - | - | 1 | k Ω |
| $C_{\text{ADC}}^{(2)}$ | Internal sample and hold capacitor | - | - | - | 8 | pF |
| $t_{\text{CAL}}^{(2)(3)}$ | Calibration time | $f_{\text{ADC}} = 14 \text{ MHz}$ | 5.9 | | | μs |
| | | - | 83 | | | $1/f_{\text{ADC}}$ |
| $W_{\text{LATENCY}}^{(2)(4)}$ | ADC_DR register ready latency | ADC clock = HSI14 | 1.5 ADC cycles + 2 f_{PCLK} cycles | - | 1.5 ADC cycles + 3 f_{PCLK} cycles | - |
| | | ADC clock = PCLK/2 | - | 4.5 | - | f_{PCLK} cycle |
| | | ADC clock = PCLK/4 | - | 8.5 | - | f_{PCLK} cycle |
| $t_{\text{latr}}^{(2)}$ | Trigger conversion latency | $f_{\text{ADC}} = f_{\text{PCLK}}/2 = 14 \text{ MHz}$ | 0.196 | | | μs |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/2$ | 5.5 | | | $1/f_{\text{PCLK}}$ |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/4 = 12 \text{ MHz}$ | 0.219 | | | μs |
| | | $f_{\text{ADC}} = f_{\text{PCLK}}/4$ | 10.5 | | | $1/f_{\text{PCLK}}$ |
| | | $f_{\text{ADC}} = f_{\text{HSI14}} = 14 \text{ MHz}$ | 0.179 | - | 0.250 | μs |
| Jitter _{ADC} | ADC jitter on trigger conversion | $f_{\text{ADC}} = f_{\text{HSI14}}$ | - | 1 | - | $1/f_{\text{HSI14}}$ |
| $t_{\text{S}}^{(2)}$ | Sampling time | $f_{\text{ADC}} = 14 \text{ MHz}$ | 0.107 | - | 17.1 | μs |
| | | - | 1.5 | - | 239.5 | $1/f_{\text{ADC}}$ |
| $t_{\text{STAB}}^{(2)}$ | Stabilization time | - | 14 | | | $1/f_{\text{ADC}}$ |
| $t_{\text{CONV}}^{(2)}$ | Total conversion time (including sampling time) | $f_{\text{ADC}} = 14 \text{ MHz}$, 12-bit resolution | 1 | - | 18 | μs |
| | | 12-bit resolution | 14 to 252 (t_{S} for sampling + 12.5 for successive approximation) | | | $1/f_{\text{ADC}}$ |

1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on I_{DDA} and 60 μA on I_{DD} should be taken into account.
2. Guaranteed by design, not tested in production.
3. Specified value includes only ADC timing. It does not include the latency of the register access.
4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Table 61. Comparator characteristics (continued)

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ | Max ⁽¹⁾ | Unit |
|------------------|-----------------------|------------------------------------------|-----------------------|-----|--------------------|------|
| V_{hys} | Comparator hysteresis | No hysteresis (COMPxHYST[1:0]=00) | - | 0 | - | mV |
| | | Low hysteresis (COMPxHYST[1:0]=01) | High speed mode | 8 | 13 | |
| | | | All other power modes | | 10 | |
| | | Medium hysteresis (COMPxHYST[1:0]=10) | High speed mode | 15 | 26 | |
| | | | All other power modes | | 19 | |
| | | High hysteresis (COMPxHYST[1:0]=11) | High speed mode | 31 | 49 | |
| | | | All other power modes | | 40 | |

1. Data based on characterization results, not tested in production.

2. For more details and conditions see [Figure 28: Maximum \$V_{\text{REFINT}}\$ scaler startup time from power down](#).



Figure 28. Maximum V_{REFINT} scaler startup time from power down

Figure 31. SPI timing diagram - master mode



1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

Table 69. I²S characteristics⁽¹⁾


| Symbol | Parameter | Conditions | Min | Max | Unit |
|---------------------------|-----------------------------------------------|-------------------------------------------------------|-------|-------|------|
| f_{CK} $1/t_{c(CK)}$ | I ² S clock frequency | Master mode (data: 16 bits, Audio frequency = 48 kHz) | 1.597 | 1.601 | MHz |
| | | Slave mode | 0 | 6.5 | |
| $t_{r(CK)}$ | I ² S clock rise time | Capacitive load $C_L = 15$ pF | - | 10 | ns |
| $t_{f(CK)}$ | I ² S clock fall time | | - | 12 | |
| $t_{w(CKH)}$ | I ² S clock high time | Master $f_{PCLK} = 16$ MHz, audio frequency = 48 kHz | 306 | - | |
| $t_{w(CKL)}$ | I ² S clock low time | | 312 | - | |
| $t_{v(WS)}$ | WS valid time | Master mode | 2 | - | |
| $t_{h(WS)}$ | WS hold time | Master mode | 2 | - | |
| $t_{su(WS)}$ | WS setup time | Slave mode | 7 | - | |
| $t_{h(WS)}$ | WS hold time | Slave mode | 0 | - | |
| DuCy(SCK) | I ² S slave input clock duty cycle | Slave mode | 25 | 75 | % |

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 36. UFBGA100 package marking example




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

7.5 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.

Figure 45. LQFP48 package outline




1. Drawing is not to scale.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 50. UFQFPN48 package marking example



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.