



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	HDMI-CEC, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I²S, POR, PWM, WDT
Number of I/O	37
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 13x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f071cbt7tr

		3.14.6	SysTick timer	. 23
	3.15	Real-tin	ne clock (RTC) and backup registers	. 23
	3.16	Inter-int	egrated circuit interface (I ² C)	. 24
	3.17	Univers	al synchronous/asynchronous receiver/transmitter (USART)	. 25
	3.18	Serial p	eripheral interface (SPI) / Inter-integrated sound interface (I ² S)	. 26
	3.19	•	efinition multimedia interface (HDMI) - consumer	. 26
	3.20	Clock re	ecovery system (CRS)	. 27
	3.21	Serial w	vire debug port (SW-DP)	. 27
4	Pinou	uts and	pin descriptions	. 28
5	Memo	ory map	pping	. 43
6	Elect	rical ch	aracteristics	. 46
	6.1	Parame	eter conditions	. 46
		6.1.1	Minimum and maximum values	. 46
		6.1.2	Typical values	. 46
		6.1.3	Typical curves	. 46
		6.1.4	Loading capacitor	. 46
		6.1.5	Pin input voltage	. 46
		6.1.6	Power supply scheme	. 47
		6.1.7	Current consumption measurement	. 48
	6.2	Absolut	e maximum ratings	. 49
	6.3	Operati	ng conditions	. 51
		6.3.1	General operating conditions	. 51
		6.3.2	Operating conditions at power-up / power-down	. 51
		6.3.3	Embedded reset and power control block characteristics	. 52
		6.3.4	Embedded reference voltage	. 53
		6.3.5	Supply current characteristics	. 53
		6.3.6	Wakeup time from low-power mode	. 64
		6.3.7	External clock source characteristics	. 64
		6.3.8	Internal clock source characteristics	. 68
		6.3.9	PLL characteristics	. 72
		6.3.10	Memory characteristics	. 72
		6.3.11	EMC characteristics	. 73



Flash memory endurance and data retention	73
EMS characteristics	73
EMI characteristics	74
ESD absolute maximum ratings	75
Electrical sensitivities	
I/O current injection susceptibility	76
I/O static characteristics	76
Output voltage characteristics	79
I/O AC characteristics	80
NRST pin characteristics	81
ADC characteristics	82
R_{AIN} max for f_{ADC} = 14 MHz	84
ADC accuracy	84
DAC characteristics	86
Comparator characteristics	88
TS characteristics	90
V _{BAT} monitoring characteristics	90
TIMx characteristics	90
IWDG min/max timeout period at 40 kHz (LSI)	91
WWDG min/max timeout value at 48 MHz (PCLK)	91
I ² C analog filter characteristics	92
SPI characteristics	
I ² S characteristics	94
UFBGA100 package mechanical data	97
UFBGA100 recommended PCB design rules	98
LQPF100 package mechanical data	100
LQFP64 package mechanical data	103
WLCSP49 package mechanical data	107
LQFP48 package mechanical data	110
UFQFPN48 package mechanical data	113
Package thermal characteristics	115
Ordering information scheme	118
Document revision history	119
	EMS characteristics EMI characteristics ESD absolute maximum ratings Electrical sensitivities I/O current injection susceptibility I/O static characteristics Output voltage characteristics I/O AC characteristics NRST pin characteristics ADC characteristics ADC characteristics ADC characteristics Comparator characteristics Comparator characteristics Ts characteristics Ts characteristics V _{BAT} monitoring characteristics TIMx characteristics IWDG min/max timeout period at 40 kHz (LSI). WWDG min/max timeout value at 48 MHz (PCLK) I ² C analog filter characteristics SPI characteristics UFBGA100 package mechanical data UFBGA100 recommended PCB design rules LQPF100 package mechanical data UFBGA100 recommended PCB design rules LQFP64 package mechanical data UCFP64 package mechanical data UCFP64 package mechanical data UCFP64 package mechanical data UFQFPN48 package mechanical data UFQFPN48 package mechanical data UFQFPN48 package mechanical data Package thermal characteristics Ordering information scheme



List	of	fia	ures
	U :	119	ui co

STM32F071x8 STM32F071xB

Figure 49.	Recommended footprint for UFQFPN48 package	. 113
Figure 50.	UFQFPN48 package marking example	. 114
Figure 51.	LQFP64 P _D max versus T _A	. 117



precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4. Internal voltage reference calibration values

Calibration value name	Description	Memory address
	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7BA - 0x1FFF F7BB

3.10.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.11 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This digital Interface supports the following features:

- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion

Six DAC trigger inputs are used in the device. The DAC is triggered through the timer trigger outputs and the DAC interface is generating its own DMA requests.

3.12 Comparators (COMP)

The device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pins
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to Table 28: Embedded internal reference voltage for the value and precision of the internal reference voltage.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop and Standby mode capability
- Periodic wakeup unit with programmable resolution and period.
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

3.16 Inter-integrated circuit interface (I²C)

Up to two I²C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive on most of the associated I/Os.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Table 8. Comparison of I²C analog and digital filters

Aspect	Analog filter	Digital filter	
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2Cx peripheral clocks	
Benefits	Available in Stop mode	–Extra filtering capability vs.standard requirements–Stable length	
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.	

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts



USART modes/features ⁽¹⁾	USART1 and USART2	USART3 and USART4
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver Enable	Х	Х

Table 10. STM32F071x8/xB USART implementation (continued)

3.18 Serial peripheral interface (SPI) / Inter-integrated sound interface (I²S)

Two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I²S interfaces (multiplexed with SPI1 and SPI2 respectively) supporting four different audio standards can operate as master or slave at half-duplex communication mode. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, they can output a clock for an external audio component at 256 times the sampling frequency.

Table 11. STM32F071x8/xB SPI/I²S implementation

SPI features ⁽¹⁾	SPI1 and SPI2
Hardware CRC calculation	Х
Rx/Tx FIFO	Х
NSS pulse mode	Х
I ² S mode	Х
TI mode	Х

^{1.} X = supported.

3.19 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory



^{1.} X = supported.

Pin numbers Pin functions -QFP48/UFQFPN48 /O structure Pin name Notes UFBGA100 WLCSP49 Pin LQFP100 LQFP64 (function upon type Additional reset) Alternate functions **functions** I2C1_SCL, USART1_TX, 92 42 C4 PB6 I/O FTf TIM16_CH1N, B5 58 TSC_G5_I03 I2C1_SDA, USART1_RX, USART4 CTS, B4 93 59 43 D4 PB7 I/O FTf TIM17 CH1N, TSC_G5_IO4 A4 94 60 44 A5 BOOT0 ı В -Boot memory selection I2C1 SCL, CEC, **A3** 95 61 45 B5 PB8 I/O FTf TIM16 CH1, TSC SYNC SPI2 NSS, I2S2 WS, В3 96 62 46 C5 PB9 I/O FTf I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT C3 97 PE0 I/O FT EVENTOUT, TIM16 CH1 A2 98 PE1 I/O FT _ EVENTOUT, TIM17 CH1 _ _ _ _ D3 99 63 47 A6 **VSS** S Ground _ C4 100 64 48 A7 **VDD** S _ Digital power supply

Table 13. STM32F071x8/xB pin definitions (continued)

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

⁻ The speed should not exceed 2 MHz with a maximum load of 30 pF.

⁻ These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.

^{3.} PC6, PC7, PC8, PC9, PA8, PA9, PA10, PA11, PA12, PA13, PF6, PA14, PA15, PC10, PC11, PC12, PD0, PD1 and PD2 I/Os are supplied by VDDIO2.

^{4.} After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	PVD threshold 6	Rising edge	2.66	2.78	2.9	V
V _{PVD6}	FVD tilleshold o	Falling edge	2.56	2.68	2.8	V
V	PVD threshold 7	Rising edge	2.76	2.88	3	V
V _{PVD7}		Falling edge	2.66	2.78	2.9	V
V _{PVDhyst} ⁽¹⁾	PVD hysteresis	-	-	100	-	mV
I _{DD(PVD)}	PVD current consumption	-	-	0.15	0.26 ⁽¹⁾	μΑ

Table 27. Programmable voltage detector characteristics (continued)

6.3.4 Embedded reference voltage

The parameters given in *Table 28* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

	Table 201 Embedded meetial Tolorone Volage							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V_{REFINT}	Internal reference voltage	-40 °C < T _A < +105 °C	1.2	1.23	1.25	V		
t _{START}	ADC_IN17 buffer startup time	-	-	-	10 ⁽¹⁾	μs		
t _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	4 ⁽¹⁾	-	-	μs		
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DDA} = 3 V	-	-	10 ⁽¹⁾	mV		
T _{Coeff}	Temperature coefficient	-	- 100 ⁽¹⁾	-	100 ⁽¹⁾	ppm/°C		

Table 28. Embedded internal reference voltage

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

^{1.} Guaranteed by design, not tested in production.

^{1.} Guaranteed by design, not tested in production.

Table 33. Typical current consumption, code executing from Flash memory, running from HSE 8 MHz crystal

Symbol	Parameter	Parameter f _{HCLK}		Typical consumption in Run mode		Typical consumption in Sleep mode	
	rarameter	HCLK	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Unit
		48 MHz	23.5	13.5	14.6	3.5	
		36 MHz	18.3	10.5	11.1	2.9	
		32 MHz	16.0	9.6	10.0	2.7	
	Current	24 MHz	12.3	7.6	7.8	2.2	
	consumption	16 MHz	8.6	5.3	5.5	1.7	mA
I _{DD}	from V _{DD} supply	8 MHz	4.8	3.1	3.1	1.2	IIIA
	supply	4 MHz	3.1	2.1	2.2	1.1	
		2 MHz	2.1	1.6	1.6	1.0	
		1 MHz	1.6	1.3	1.4	1.0	
		500 kHz	1.3	1.2	1.2	1.0	
		48 MHz		16	3.3		
		36 MHz		12	4.3		
		32 MHz		11	1.9		
	Current	24 MHz		87	7.1		
1	consumption	16 MHz		62	2.5		μA
I _{DDA}	from V _{DDA} supply	8 MHz		2	.5		μΛ
	Supply	4 MHz		2	.5		
		2 MHz		2	.5		
		1 MHz		2	.5		
		500 kHz		2	.5		

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 53: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt



Functional susceptibility **Symbol Description** Unit **Positive** Negative injection injection Injected current on BOOT0 and PF1 pins -0 NΑ Injected current on PC0 pin -0 +5 Injected current on PA11 and PA12 pins with induced -5 NA mA I_{INJ} leakage current on adjacent pins less than -1 mA Injected current on all other FT and FTf pins -5 NA Injected current on all other TTa, TC and RST pins -5 +5

Table 52. I/O current injection susceptibility

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under the conditions summarized in *Table 24: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Symbol Parameter Conditions Min Unit Тур Max TC and TTa I/O _ 0.3 V_{DDIOx}+0.07⁽¹⁾ FT and FTf I/O 0.475 V_{DDIOx}-0.2⁽¹⁾ Low level input V_{IL} ٧ воото $0.3 \ V_{\rm DDIOx} - 0.3^{(1)}$ voltage All I/Os except $0.3 V_{DDIOx}$ BOOT0 pin 0.445 V_{DDIOx}+0.398⁽¹⁾ TC and TTa I/O $0.5 V_{DDIOx} + 0.2^{(1)}$ FT and FTf I/O High level input V V_{IH} 0.2 V_{DDIOx}+0.95⁽¹⁾ BOOT0 voltage All I/Os except 0.7 V_{DDIOx} BOOT0 pin 200(1) TC and TTa I/O Schmitt trigger $100^{(1)}$ FT and FTf I/O V_{hys} mV hysteresis $300^{(1)}$ BOOT0

Table 53. I/O static characteristics



OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
	$t_{f(IO)out}$	Output fall time	C _L = 50 pF, V _{DDIOx} ≥ 2 V		12	ns
Fm+ configuration	t _{r(IO)out}	Output rise time			34	
(4)	f _{max(IO)out}	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DDIOx} < 2 V		0.5	MHz
	t _{f(IO)out}	Output fall time			16	ns
	t _{r(IO)out}	Output rise time			44	115
-	- t _{EXTIpw} Pulse width of external signals detected by the EXTI controller		-	10	1	ns

Table 55. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

- The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design, not tested in production.
- 3. The maximum frequency is defined in Figure 23.
- When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.




Figure 23. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

 Symbol
 Parameter
 Conditions
 Min
 Typ
 Max
 Unit

 V_{IL(NRST)}
 NRST input low level voltage
 0.3 V_{DD}+0.07⁽¹⁾
 V

 V_{IH(NRST)}
 NRST input high level voltage
 0.445 V_{DD}+0.398⁽¹⁾

Table 56. NRST pin characteristics

Table 57. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{TRIG} ⁽²⁾	External trigger frequency	f _{ADC} = 14 MHz, 12-bit resolution	-	-	823	kHz
11410		12-bit resolution	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 58 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
t _{CAL} ⁽²⁾⁽³⁾	Calibration time	f _{ADC} = 14 MHz		5.9		μs
CAL, ,, ,	Calibration time	-		83		1/f _{ADC}
	ADO DD	ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
W _{LATENCY} (2)(4)	ADC_DR register ready latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$		μs		
		$f_{ADC} = f_{PCLK}/2$		1/f _{PCLK}		
t _{latr} (2)	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	0.219			μs
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f _{PCLK}
		f _{ADC} = f _{HSI14} = 14 MHz	0.179	-	0.250	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI14}	-	1	-	1/f _{HSI14}
t _S ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
ıs	Campling time	-	1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Stabilization time	-		14		1/f _{ADC}
t _{CONV} ⁽²⁾	Total conversion time	f _{ADC} = 14 MHz, 12-bit resolution	1	-	18	μs
CONV 7	(including sampling time)	12-bit resolution	14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

^{1.} During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μ A on I_{DD} and 60 μ A on I_{DD} should be taken into account.

^{2.} Guaranteed by design, not tested in production.

^{3.} Specified value includes only ADC timing. It does not include the latency of the register access.

^{4.} This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 58. R_{AIN} max for $f_{ADC} = 14$ MHz

T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ) ⁽¹⁾
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

^{1.} Guaranteed by design, not tested in production.

Table 59. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	f _{PCLK} = 48 MHz,	±1	±1.5	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	T _A = 25 °C	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f _{PCLK} = 48 MHz,	±1.9	±2.8	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 2.7 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	T _A = - 40 to 105 °C	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f _{PCLK} = 48 MHz,	±1.9	±2.8	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 2.4 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	T _A = 25 °C	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

^{1.} ADC DC accuracy values are measured after internal calibration.

- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current
 - Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.14 does not affect the ADC accuracy.
- Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- Data based on characterization results, not tested in production.

Figure 25. ADC accuracy characteristics





Figure 26. Typical connection diagram using the ADC



- Refer to Table 57: ADC characteristics for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 12: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



Symbol	Parameter	Min	Тур	Max	Unit	Comments
Gain error ⁽³⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t _{SETTLING} (3)	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	-	3	4	μs	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽³⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
t _{WAKEUP} (3)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (1)	Power supply rejection ratio (to V _{DDA}) (static DC measurement	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 60. DAC characteristics (continued)

- 1. Guaranteed by design, not tested in production.
- 2. The DAC is in "quiescent mode" when it keeps the value steady on the output so no dynamic consumption is involved.
- 3. Data based on characterization results, not tested in production.




Figure 27. 12-bit buffered / non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.19 Temperature sensor characteristics

Table 62. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₃₀	Voltage at 30 °C (± 5 °C) ⁽²⁾	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	ADC_IN16 buffer startup time	-	-	10	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.20 V_{BAT} monitoring characteristics

Table 63. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	2 x 50	-	kΩ
Q	Ratio on V _{BAT} measurement	-	2	-	-
Er ⁽¹⁾	Error on Q	-1	-	+1	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the V _{BAT}	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.21 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 64. TIMx characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{res(TIM)}	Timer resolution time	-	-	1	-	t _{TIMxCLK}
res(TIM)	Timer resolution time	f _{TIMxCLK} = 48 MHz	ı	20.8	ı	ns
f	Timer external clock	-	ı	f _{TIMxCLK} /2	ı	MHz
f _{EXT} frequency on CH4	frequency on CH1 to CH4	f _{TIMxCLK} = 48 MHz	-	24	-	MHz
	16-bit timer maximum	-	-	2 ¹⁶	-	t _{TIMxCLK}
t	period	f _{TIMxCLK} = 48 MHz	ı	1365	ı	μs
^t MAX_COUNT	32-bit counter	-		2 ³²		t _{TIMxCLK}
	maximum period	f _{TIMxCLK} = 48 MHz	-	89.48	-	s

Measured at V_{DDA} = 3.3 V ± 10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 39. LQFP100 package marking example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



7.3 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 40. LQFP64 package outline

1. Drawing is not to scale.

Table 73. LQFP64 package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 42. LQFP64 package marking example

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.

9 Revision history

Table 79. Document revision history

Date	Revision	Changes
13-Jan-2014	1	Initial draft
		Added part number STM32F071V8. Changed status of document from "Preliminary data" to "Production data".
21-Feb-2014	2	Updated "Reset and power management" data in Features. Updated t _{S_vrefint} in Table: Embedded internal reference voltage. Updated V _{HSEH} and V _{HSEL} in Table: High-speed external user clock characteristics. Updated V _{LSEH} and V _{LSEL} in Table: Low-speed external user clock characteristics. Updated t _{S_temp} in Table: TS characteristics. Updated t _{S_vbat} in Table: VBAT monitoring characteristics. Updated Section: I ² C interface characteristics. Updated Figure: UFBGA100 package top view and Figure: WLCSP49 package top view. Modified value of t _{S_sc} and removed row V _{BG} in Table: Comparator characteristics.
17-Dec-2015	3	Cover page: - part numbers moved to title and table of part numbers removed - generic product name in the whole document changed to STM32F071x8/xB Section 2: Description: - Figure 1: Block diagram updated Section 3: Functional overview: - Figure 2: Clock tree updated - Section 3.5.4: Low-power modes - added USART2 to comm. peripherals configurable to operate with HSI Section 4: Pinouts and pin descriptions: - Package pinout figures updated (look and feel) - Figure 8: WLCSP49 package pinout - now presented in top view - Figure 3: UFBGA100 package pinout - names of PC14, PC15, PF0, PF1 complemented - Table 13: STM32F071x8/xB pin definitions - pin types corrected for PF0 and PF1 Section 5: Memory mapping: - Figure 9: added information on STM32F071V8 difference versus STM32F071xB map