# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	28-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc932a1fdh-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### P89LPC932A1


8-bit microcontroller with accelerated two-clock 80C51 core





### P89LPC932A1

8-bit microcontroller with accelerated two-clock 80C51 core



### 6.2 Pin description

Symbol	Pin		Туре	Description
	TSSOP28, PLCC28, DIP28	HVQFN28	_	
P0.0 to P0.7	20.7		I/O	<b>Port 0:</b> Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <u>Section 7.13.1 "Port configurations"</u> and <u>Table 8 "Static characteristics"</u> for details.
				The Keypad Interrupt feature operates with Port 0 pins.
				All pins have Schmitt trigger inputs.
				Port 0 also provides various special functions as described below:
P0.0/CMP2/	3	27	I/O	<b>P0.0</b> — Port 0 bit 0.
KBI0			0	CMP2 — Comparator 2 output.
			I	KBI0 — Keyboard input 0.
P0.1/CIN2B/	26	22	I/O	<b>P0.1</b> — Port 0 bit 1.
KBI1			I	CIN2B — Comparator 2 positive input B.
			I	<b>KBI1</b> — Keyboard input 1.
P0.2/CIN2A/	25	21	I/O	<b>P0.2</b> — Port 0 bit 2.
KBI2			I	CIN2A — Comparator 2 positive input A.
			I	KBI2 — Keyboard input 2.
P0.3/CIN1B/	24	20	I/O	<b>P0.3</b> — Port 0 bit 3.
KBI3			I	CIN1B — Comparator 1 positive input B.
			I	KBI3 — Keyboard input 3.

P89LPC932A1\_3

### P89LPC932A1

#### 8-bit microcontroller with accelerated two-clock 80C51 core

Symbol	Pin		Туре	Description
	TSSOP28, PLCC28, DIP28	HVQFN28	_	
P2.7/ICA	28	24	I/O	<b>P2.7</b> — Port 2 bit 7.
			I	ICA — Input Capture A.
P3.0 to P3.1			I/O	<b>Port 3:</b> Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <u>Section 7.13.1 "Port configurations"</u> and <u>Table 8 "Static characteristics"</u> for details.
				All pins have Schmitt trigger inputs.
				Port 3 also provides various special functions as described below:
P3.0/XTAL2/ 9 5		I/O	<b>P3.0</b> — Port 3 bit 0.	
CLKOUT			0	<b>XTAL2</b> — Output from the oscillator amplifier (when a crystal oscillator option is selected via the flash configuration.
			0	<b>CLKOUT</b> — CPU clock divided by 2 when enabled via SFR bit (ENCLK - TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer.
P3.1/XTAL1	8	4	I/O	<b>P3.1</b> — Port 3 bit 1.
			Ι	<b>XTAL1</b> — Input to the oscillator circuit and internal clock generator circuits (when selected via the flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer.
V <sub>SS</sub>	7	3	I	Ground: 0 V reference.
V <sub>DD</sub>	21	17	I	<b>Power supply:</b> This is the power supply voltage for normal operation as well as Idle and Power-down modes.

#### Table 2. Pin description ...continued

[1] Input/Output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

#### Table 3.Special function registers ... continued\* indicates SFRs that are bit addressable. Table 3. P89LPC9

Name	Description	SFR	Bit functi	ons and ad	dresses						Reset	value
		addr.	MSB							LSB	Hex	Binary
I2DAT	I <sup>2</sup> C data register	DAH										
I2SCLH	Serial clock generator/So duty cycle register high	CL DDH									00	0000 000
I2SCLL	Serial clock generator/So duty cycle register low	CL DCH									00	0000 000
I2STAT	I <sup>2</sup> C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 100
ICRAH	Input capture A register	high ABH									00	0000 000
ICRAL	Input capture A register	ow AAH									00	0000 000
ICRBH	Input capture B register	high AFH									00	0000 000
ICRBL	Input capture B register	ow AEH									00	0000 000
		Bit address	AF	AE	AD	AC	AB	AA	A9	<b>A8</b>		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 000
		Bit address	EF	EE	ED	EC	EB	EA	E9	<b>E8</b>		
IEN1*	Interrupt enable 1	E8H	EIEE	EST	-	ECCU	ESPI	EC	EKBI	EI2C	00 <mark>[2]</mark>	00x0 000
		Bit address	BF	BE	BD	BC	BB	BA	<b>B9</b>	<b>B8</b>		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[2]	x000 000
IP0H	Interrupt priority 0 high	B7H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00[2]	x000 000
		Bit address	FF	FE	FD	FC	FB	FA	F9	<b>F8</b>		
IP1*	Interrupt priority 1	F8H	PIEE	PST	-	PCCU	PSPI	PC	PKBI	PI2C	00[2]	00x0 000
IP1H	Interrupt priority 1 high	F7H	PIEEH	PSTH	-	PCCUH	PSPIH	PCH	PKBIH	PI2CH	00[2]	00x0 000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00[2]	xxxx xx00
KBMASK	Keypad interrupt mask register	86H									00	0000 000
KBPATN	Keypad pattern register	93H									FF	1111 111
OCRAH	Output compare A regist high	er EFH									00	0000 000
OCRAL	Output compare A regist low	er EEH									00	0000 000

**NXP Semiconductors** 

8-bit microcontroller with accelerated two-clock 80C51 core

P89LPC932A1

#### Table 3.Special function registers ...continued\* indicates SFRs that are bit addressable. P89LPC9

					Idresses							value
		addr.	MSB							LSB	Hex	Binary
OCRBH	Output compare B registe high	er FBH									00	0000 0000
OCRBL	Output compare B registe low	er FAH									00	0000 0000
OCRCH	Output compare C registe	er FDH									00	0000 0000
OCRCL	Output compare C registe	er FCH									00	0000 0000
OCRDH	Output compare D registe	er FFH									00	0000 0000
OCRDL	Output compare D registe	er FEH									00	0000 0000
	E	Bit address	87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0		[2]
	E	Bit address	97	96	95	94	93	92	91	90		
P1*	Port 1	90H	OCC	OCB	RST	INT1	ĪNT0/ SDA	T0/SCL	RXD	TXD		[2]
	E	Bit address	97	96	95	94	93	92	91	90		
P2*	Port 2	A0H	ICA	OCA	SPICLK	SS	MISO	MOSI	OCD	ICB		[2]
	E	Bit address	B7	<b>B6</b>	<b>B5</b>	<b>B4</b>	<b>B</b> 3	<b>B2</b>	<b>B1</b>	<b>B0</b>		
P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2		[2]
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF[2]	1111 1111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00[2]	0000 0000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[2]	11x1 xx11
P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00[2]	00x0 xx00
P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF[2]	1111 1111
P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00[2]	0000 0000
P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)		xxxx xx11
P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[2]	xxxx xx00
PCON	Power control register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 0000

NXP Semiconductors

P89LPC932A1

rights reserved. 14 of 64

12 March 2007

Product data sheet

Rev. 03 ---

#### 7.7 CCLK wake-up delay

The P89LPC932A1 has an internal wake-up timer that delays the clock until it stabilizes depending on the clock source used. If the clock source is any of the three crystal selections (low, medium and high frequencies) the delay is 992 OSCCLK cycles plus 60 µs to 100 µs. If the clock source is either the internal RC oscillator, watchdog oscillator, or external clock, the delay is 224 OSCCLK cycles plus 60 µs to 100 µs.

#### 7.8 CCLK modification: DIVM register

The OSCCLK frequency can be divided down up to 510 times by configuring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

#### 7.9 Low power select

The P89LPC932A1 is designed to run at 12 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to lower the power consumption further. On any reset, CLKLP is logic 0 allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

#### 7.10 Memory organization

The various P89LPC932A1 memory spaces are as follows:

• DATA

128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

• IDATA

Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.

SFR

Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.


XDATA

'External' Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the SPTR, R0, or R1. All or part of this space could be implemented on-chip. The P89LPC932A1 has 512 bytes of on-chip XDATA memory.

#### 8-bit microcontroller with accelerated two-clock 80C51 core

In edge-triggered mode, if successive samples of the INTn pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an interrupt request.

If an external interrupt is enabled when the P89LPC932A1 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to Section 7.15 "Power reduction modes" for details.



#### 7.13 I/O ports

The P89LPC932A1 has four I/O ports: Port 0, Port 1, Port 2, and Port 3. Ports 0, 1 and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in Table 5.

 Table 5.
 Number of I/O pins available

Clock source	Reset option	Number of I/O pins (28-pin package)
On-chip oscillator or watchdog oscillator	No external reset (except during power-up)	26
	External RST pin supported	25

After power-up this input will function either as an external reset input or as a digital input as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user configured via UCFG1).
- Power-on detect.
- Brownout detect.
- Watchdog timer.
- Software reset.
- UART break character detect reset.

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a logic 0 to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

#### 7.16.1 Reset vector

Following reset, the P89LPC932A1 will fetch instructions from either address 0000H or the Boot address. The Boot address is formed by using the Boot Vector as the high byte of the address and the low byte of the address = 00H.

The Boot address will be used if a UART break reset occurs, or the non-volatile Boot Status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see P89LPC932A1 *User manual*). Otherwise, instructions will be fetched from address 0000H.

#### 7.17 Timers/counters 0 and 1

The P89LPC932A1 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counter. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.


Timer 0 and Timer 1 have five operating modes (modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

#### 7.17.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

#### 7.19.7 Alternating output mode

In asymmetrical mode, the user can set up PWM channels A/B and C/D as alternating pairs for bridge drive control. In this mode the output of these PWM channels are alternately gated on every counter cycle.



#### 7.19.8 PLL operation

The PWM module features a PLL that can be used to generate a CCUCLK frequency between 16 MHz and 32 MHz. At this frequency the PWM module provides ultrasonic PWM frequency with 10-bit resolution provided that the crystal frequency is 1 MHz or higher. The PLL is fed an input signal from 0.5 MHz to 1 MHz and generates an output signal of 32 times the input frequency. This signal is used to clock the timer. The user will have to set a divider that scales PCLK by a factor from 1 to 16. This divider is found in the SFR register TCR21. The PLL frequency can be expressed as shown in Equation 1.

$$PLL frequency = \frac{PCLK}{(N+I)}$$
(1)

Where: N is the value of PLLDV[3:0].


Since N ranges from 0 to 15, the CCLK frequency can be in the range of PCLK to PCLK/16.

P89LPC932A1 3

#### 8-bit microcontroller with accelerated two-clock 80C51 core

#### 7.19.9 CCU interrupts

There are seven interrupt sources on the CCU which share a common interrupt vector.



#### 7.20 UART

The P89LPC932A1 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC932A1 does include an independent Baud Rate Generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent Baud Rate Generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

#### 7.20.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at  $^{1}\!/_{16}$  of the CPU clock frequency.

#### 7.20.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in <u>Section 7.20.5</u> <u>"Baud rate generator and selection"</u>).

#### 7.27 Data EEPROM

The P89LPC932A1 has 512 B of on-chip data EEPROM. The data EEPROM is SFR based, byte readable, byte writable, and erasable (via row fill and sector fill). The user can read, write and fill the memory via SFRs and one interrupt. This data EEPROM provides 400000 minimum erase/program cycles for each byte.

- Byte mode: In this mode, data can be read and written one byte at a time.
- **Row fill:** In this mode, the addressed row (64 bytes) is filled with a single value. The entire row can be erased by writing 00H.
- Sector fill: In this mode, all 512 bytes are filled with a single value. The entire sector can be erased by writing 00H.

After the operation finishes, the hardware will set the EEIF bit, which if enabled will generate an interrupt. The flag is cleared by software.

#### 7.28 Flash program memory

#### 7.28.1 General description

The P89LPC932A1 flash memory provides in-circuit electrical erasure and programming. The flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any flash sector (1 kB) or page (64 bytes). The Chip Erase operation will erase the entire program memory. ICP using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC932A1 flash reliably stores memory contents even after 400000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. The P89LPC932A1 uses V<sub>DD</sub> as the supply voltage to perform the Program/Erase algorithms.

#### 7.28.2 Features

- Programming and erase over the full operating voltage range.
- Byte erase allows code memory to be used for data storage.
- Read/Programming/Erase using ISP/IAP/ICP.
- Internal fixed boot ROM, containing low-level IAP routines available to user code.
- Default loader providing ISP via the serial port, located in upper end of user program memory.
- Boot vector allows user-provided flash loader code to reside anywhere in the flash memory space, providing flexibility to the user.
- Any flash program/erase operation in 2 ms.
- Programming with industry-standard commercial programmers.
- Programmable security for the code in the flash for each sector.
- 400000 typical erase/program cycles for each byte.
- 20 year minimum data retention.

#### 7.28.3 Flash organization

The program memory consists of eight 1 kB sectors on the P89LPC932A1 device. Each sector can be further divided into 64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page register is included which allows from 1 byte to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.

#### 7.28.4 Using flash as data storage

The flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

#### 7.28.5 Flash programming and erasing

Four different methods of erasing or programming of the flash are available. The flash may be programmed or erased in the end-user application (IAP) under control of the application's firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock - serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for the device to be programmed in circuit through the serial port. The flash may also be programmed or erased using a commercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.

#### 7.28.6 In-circuit programming

ICP is performed without removing the microcontroller from the system. The ICP facility consists of internal hardware resources to facilitate remote programming of the P89LPC932A1 through a two-wire serial interface. The ICP facility has made ICP in an embedded application—using commercially available programmers—possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins. Only a small connector needs to be available to interface your application to a commercial programmer in order to use this feature. Additional details may be found in the P89LPC932A1 *User manual*.

#### 7.28.7 In-application programming

IAP is performed in the application under the control of the microcontroller's firmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The IAP facility has made IAP in an embedded application possible without additional components. Two methods are available to accomplish IAP. A set of predefined IAP functions are provided in a Boot ROM and can be called through a common interface, PGM\_MTP. Several IAP calls are available for use by an application program to permit selective erasing and programming of flash sectors, pages, security bits, configuration bytes, and device ID. These functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FF00H. The Boot ROM occupies the program memory space at the top of the address space from FF00H to FEFFH, thereby not conflicting with the user program memory space.

#### 8-bit microcontroller with accelerated two-clock 80C51 core

#### Table 8. Static characteristics ...continued

 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$  to +85  $\degree C$  for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
I <sub>TL</sub>	logical 1-to-0 transition current, all ports	$V_{\rm I}$ = 1.5 V at $V_{\rm DD}$ = 3.6 V	<u>[9]</u> –30	-	-450	μΑ
R <sub>RST(int)</sub>	internal pull-up resistance on pin $\overline{\text{RST}}$		10	-	30	kΩ
V <sub>bo</sub>	brownout trip voltage	$2.4 \text{ V} < \text{V}_{\text{DD}} < 3.6 \text{ V};$ with BOV = 1, BOPD = 0	2.40	-	2.70	V
V <sub>ref(bg)</sub>	band gap reference voltage		1.19	1.23	1.27	V
TC <sub>bg</sub>	band gap temperature coefficient		-	10	20	ppm/ °C

[1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.

[2] The I<sub>DD(oper)</sub>, I<sub>DD(idle)</sub>, and I<sub>DD(pd)</sub> specifications are measured using an external clock with the following functions disabled: comparators, real-time clock, and watchdog timer.

[3] The I<sub>DD(tpd)</sub> specification is measured using an external clock with the following functions disabled: comparators, real-time clock, brownout detect, and watchdog timer.

- [4] See Section 8 "Limiting values" on page 45 for steady state (non-transient) limits on  $I_{OL}$  or  $I_{OH}$ . If  $I_{OL}/I_{OH}$  exceeds the test condition,  $V_{OL}/V_{OH}$  may exceed the related specification.
- [5] This specification can be applied to pins which have analog comparator input functions when the pin is not being used for those analog functions. When the pin is being used as an analog input pin, the maximum voltage on the pin must be limited to 4.0 V with respect to V<sub>SS</sub>.
- [6] Pin capacitance is characterized but not tested.
- [7] Measured with port in quasi-bidirectional mode.
- [8] Measured with port in high-impedance mode.
- [9] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is highest when V<sub>1</sub> is approximately 2 V.

P89LPC932A1 3

#### 8-bit microcontroller with accelerated two-clock 80C51 core

#### Table 9. Dynamic characteristics (12 MHz) ... continued

 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$  to +85 °C for industrial applications, unless otherwise specified. [1][2]

Symbol	Parameter	Conditions	Variab	le clock	f <sub>osc</sub> = 1	2 MHz	Unit
			Min	Мах	Min	Max	
t <sub>SPILAG</sub>	SPI enable lag time	see <u>Figure 26,</u> <u>27</u>					
	2.0 MHz (slave)		250	-	250	-	ns
t <sub>SPICLKH</sub>	SPICLK HIGH time	see <u>Figure 24, 25,</u>					
	master	<u>26, 27</u>	2/CCLK	-	165	-	ns
	slave		3/CCLK	-	250	-	ns
t <sub>SPICLKL</sub>	SPICLK LOW time	see <u>Figure 24, 25,</u>					
	master	<u>26, 27</u>	2/CCLK	-	165	-	ns
	slave		3/CCLK	-	250	-	ns
t <sub>SPIDSU</sub>	SPI data set-up time (master or slave)	see <u>Figure 24, 25,</u> <u>26, 27</u>	100	-	100	-	ns
t <sub>SPIDH</sub>	SPI data hold time (master or slave)	see <u>Figure 24, 25,</u> <u>26, 27</u>	100	-	100	-	ns
t <sub>SPIA</sub>	SPI access time (slave)	see Figure 26, 27	0	120	0	120	ns
t <sub>SPIDIS</sub>	SPI disable time (slave)	see Figure 26, 27	0	240	-	240	ns
t <sub>SPIDV</sub>	SPI enable to output data valid time	see <u>Figure 24, 25,</u> <u>26, 27</u>					
	2.0 MHz		-	240	-	240	ns
	3.0 MHz		-	167	-	167	ns
t <sub>SPIOH</sub>	SPI output data hold time	see <u>Figure 24, 25,</u> <u>26, 27</u>	0	-	0	-	ns
t <sub>SPIR</sub>	SPI rise time	see Figure 24, 25,					
	SPI outputs (SPICLK, MOSI, MISO)	<u>26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns
SPIF	SPI fall time	see <u>Figure 24, 25,</u>					
	SPI outputs (SPICLK, MOSI, MISO)	<u>26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns

[1] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

[2] Parameters are valid over operating temperature range unless otherwise specified.

#### 8-bit microcontroller with accelerated two-clock 80C51 core

#### Table 10. Dynamic characteristics (18 MHz)

 $V_{DD}$  = 3.0 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$  to +85  $\degree C$  for industrial applications, unless otherwise specified.[1][2]

Glitch filter t <sub>gr</sub> glitch rejection	og oscillator incy it clock frequency	see Figure 23 P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	Min 7.189 280 0 555 0 - -	Max 7.557 480 18 - 8 50 15	Min 7.189 280 - - - - - -	Max 7.557 480 - - - - 50 15	MHz kHz MHz ns MHz ns ns
fosc(WD)       internal watchdo         fosc       oscillator frequency         f <sub>osc</sub> oscillator freque         T <sub>cy(CLK)</sub> clock cycle time         f <sub>CLKLP</sub> low power select         Glitch filter       t         t <sub>gr</sub> glitch rejection	og oscillator incy it clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	280 0 55 0 - -	480 18 - 8 50	280 - - -	480 - - - 50	kHz MHz ns MHz ns
frequency f <sub>osc</sub> oscillator freque T <sub>cy(CLK)</sub> clock cycle time f <sub>CLKLP</sub> low power selec Glitch filter t <sub>gr</sub> glitch rejection	ncy t clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	0 55 0 -	18 - 8 50		- - - 50	MHz ns MHz ns
T <sub>cy(CLK)</sub> clock cycle time f <sub>CLKLP</sub> low power selec Glitch filter t <sub>gr</sub> glitch rejection	t clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	55 0 - -	- 8 50	-	- - 50	ns MHz ns
f <sub>CLKLP</sub> low power select <b>Glitch filter</b> t <sub>gr</sub> glitch rejection	t clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	0 - -	8 50	-	- 50	MHz ns
f <sub>CLKLP</sub> low power select <b>Glitch filter</b> t <sub>gr</sub> glitch rejection		any pin except P1.5/RST P1.5/RST pin	-	50	-		ns
<u> </u>	се	any pin except P1.5/RST P1.5/RST pin	-		-		
5	ce	any pin except P1.5/RST P1.5/RST pin	-		-		
	ce	P1.5/RST P1.5/RST pin	-	15	-	15	ns
	ce	•	405				
t <sub>sa</sub> signal acceptan		•	125	-	125	-	ns
		any pin except P1.5/RST	50	-	50	-	ns
External clock							
t <sub>CHCX</sub> clock HIGH time	)	see Figure 23	22	$T_{cy(CLK)} - t_{CLCX}$	22	-	ns
t <sub>CLCX</sub> clock LOW time		see Figure 23	22	$T_{cy(CLK)} - t_{CHCX}$	22	-	ns
t <sub>CLCH</sub> clock rise time		see Figure 23	-	5	-	5	ns
t <sub>CHCL</sub> clock fall time		see Figure 23	-	5	-	5	ns
Shift register (UART mode	0)						
t <sub>XLXL</sub> serial port clock	cycle time	see Figure 22	16T <sub>cy(CLK)</sub>	-	888	-	ns
t <sub>QVXH</sub> output data set- edge time	up to clock rising	see Figure 22	13T <sub>cy(CLK)</sub>	-	722	-	ns
t <sub>XHQX</sub> output data hold edge time	after clock rising	see Figure 22	-	$T_{cy(CLK)}$ + 20	-	75	ns
t <sub>XHDX</sub> input data hold a edge time	after clock rising	see Figure 22	-	0	-	0	ns
t <sub>XHDV</sub> input data valid edge time	to clock rising	see Figure 22	150	-	150	-	ns
SPI interface							
f <sub>SPI</sub> SPI operating fr	equency						
slave			0	CCLK/6	0	3.0	MHz
master			-	CCLK/4	-	4.5	MHz
T <sub>SPICYC</sub> SPI cycle time		see Figure 24,					
slave		<u>25, 26, 27</u>	6/CCLK	-	333	-	ns
master			4/CCLK	-	222	-	ns
t <sub>SPILEAD</sub> SPI enable lead	time	see Figure 26, 27					
2.0 MHz (slav	re)		250	-	250	-	ns
t <sub>SPILAG</sub> SPI enable lag	ime	see <u>Figure 26,</u> <u>27</u>					
2.0 MHz (slav	re)		250	-	250	-	ns

#### 8-bit microcontroller with accelerated two-clock 80C51 core

#### Table 10. Dynamic characteristics (18 MHz) ... continued

 $V_{DD}$  = 3.0 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$  to +85 °C for industrial applications, unless otherwise specified. [1][2]


Symbol	Parameter	Conditions	Variab	le clock	$f_{osc} = 1$	8 MHz	Unit
			Min	Мах	Min	Max	1
t <sub>SPICLKH</sub>	SPICLK HIGH time	see Figure 24,					
	master	<u>25, 26, 27</u>	2/CCLK	-	111	-	ns
	slave		3/CCLK	-	167	-	ns
t <sub>SPICLKL</sub>	SPICLK LOW time	see Figure 24,					
	master	<u>25, 26, 27</u>	2/CCLK	-	111	-	ns
	slave		3/CCLK	-	167	-	ns
t <sub>SPIDSU</sub>	SPI data set-up time (master or slave)	see <u>Figure 24,</u> <u>25, 26, 27</u>	100	-	100	-	ns
t <sub>SPIDH</sub>	SPI data hold time (master or slave)	see <u>Figure 24,</u> <u>25, 26, 27</u>	100	-	100	-	ns
t <sub>SPIA</sub>	SPI access time (slave)	see Figure 26, 27	0	80	0	80	ns
t <sub>SPIDIS</sub>	SPI disable time (slave)	see Figure 26, 27	0	160	-	160	ns
t <sub>SPIDV</sub>	SPI enable to output data valid time	see <u>Figure 24,</u> <u>25, 26, 27</u>					
	2.0 MHz		-	160	-	160	ns
	3.0 MHz		-	111	-	111	ns
t <sub>SPIOH</sub>	SPI output data hold time	see <u>Figure 24,</u> <u>25, 26, 27</u>	0	-	0	-	ns
t <sub>SPIR</sub>	SPI rise time	see Figure 24,					
	SPI outputs (SPICLK, MOSI, MISO)	<u>25, 26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns
t <sub>SPIF</sub>	SPI fall time	see Figure 24,					
	SPI outputs (SPICLK, MOSI, MISO)	<u>25, 26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns

[1] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.


[2] Parameters are valid over operating temperature range unless otherwise specified.


#### 8-bit microcontroller with accelerated two-clock 80C51 core

#### 10.1 Waveforms




#### Fig 22. Shift register mode timing






### P89LPC932A1


#### 8-bit microcontroller with accelerated two-clock 80C51 core





P89LPC932A1\_3
Product data sheet

8-bit microcontroller with accelerated two-clock 80C51 core



#### Fig 30. Package outline SOT361-1 (TSSOP28)

#### 8-bit microcontroller with accelerated two-clock 80C51 core

### **13. Abbreviations**

Table 13.	Acronym list
Acronym	Description
CCU	Capture/Compare Unit
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check
EPROM	Erasable Programmable Read-Only Memory
EEPROM	Electrically Erasable Programmable Read-Only Memory
EMI	ElectroMagnetic Interference
LED	Light Emitting Diode
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
RC	Resistance-Capacitance
RTC	Real-Time Clock
SFR	Special Function Register
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter