

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-HVQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc932a1fhn-151

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8-bit microcontroller with accelerated two-clock 80C51 core

- In-Circuit Programming (ICP) allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
- Serial flash In-System Programming (ISP) allows coding while the device is mounted in the end application.
- In-Application Programming (IAP) of the flash code memory. This allows changing the code in a running application.
- Watchdog timer with separate on-chip oscillator, requiring no external components. The watchdog prescaler is selectable from eight values.
- Low voltage reset (brownout detect) allows a graceful system shutdown when power fails. May optionally be configured as an interrupt.
- Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1 µA (total power-down with voltage comparators disabled).
- Active-LOW reset. On-chip power-on reset allows operation without external reset components. A reset counter and reset glitch suppression circuitry prevent spurious and incomplete resets. A software reset function is also available.
- Configurable on-chip oscillator with frequency range options selected by user programmed flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
- Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
- Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only.
- Port 'input pattern match' detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
- LED drive capability (20 mA) on all port pins. A maximum limit is specified for the entire chip.
- Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
- Only power and ground connections are required to operate the P89LPC932A1 when internal reset option is selected.
- Four interrupt priority levels.
- Eight keypad interrupt inputs, plus two additional external interrupt inputs.
- Schmitt trigger port inputs.
- Second data pointer.
- Emulation support.

2.3 Comparison to the P89LPC932

The P89LPC932A1 includes several improvements compared to the P89LPC932. Please see *P89LPC932A1 User manual* for additional detailed information.

- Byte-erasability has been added to the user code memory space.
- All of the errata described in the P89LPC932 Errata sheet have been fixed.
- Serial ICP has been added.

- The RCCLK bit has been added to the TRIM register allowing the RCCLK to be selected as the CPU clock (CCLK) regardless of the settings in UCFG1, allowing the internal RC oscillator to be selected as the CPU clock without the need to reset the device.
- Enhancements added to the ISP/IAP code to improve code safety and increase ISP/IAP functionality. This may require slight changes to original P89LPC932 code using IAP function calls. Some ISP/IAP settings are different than the original P89LPC932. Tools designed to support the P89LPC932A1 should be used to program this device, such as Flash Magic version 1.98, or later.

3. Ordering information

Ordering information


Table 1

Type number	Package					
	Name	Description	Version			
P89LPC932A1FA	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2			
P89LPC932A1FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1			
P89LPC932A1FHN	HVQFN28	plastic thermal enhanced very thin quad flat package; no leads; 28 terminals; body $6 \times 6 \times 0.85$ mm	SOT788-1			
P89LPC932A1FN	DIP28	plastic dual in-line package; 28 leads (600 mil)	SOT117-1			

P89LPC932A1_3 Product data sheet

NXP Semiconductors

P89LPC932A1





7. Functional description

Remark: Please refer to the P89LPC932A1 *User manual* for a more detailed functional description.

7.1 Special function registers

Remark: Special Function Registers (SFRs) accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', logic 0 or logic 1 can **only** be written and read as follows:
 - '-' Unless otherwise specified, **must** be written with logic 0, but can return any value when read (even if it was written with logic 0). It is a reserved bit and may be used in future derivatives.
 - Logic 0 must be written with logic 0, and will return a logic 0 when read.
 - Logic 1 must be written with logic 1, and will return a logic 1 when read.

P89LPC932A1 3

7.13.1.4 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt trigger input that also has a glitch suppression circuit.

7.13.2 Port 0 analog functions

The P89LPC932A1 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-only (high-impedance) mode.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD[1:5] defaults to logic 0s to enable digital functions.

7.13.3 Additional port features

After power-up, all pins are in Input-only mode. Please note that this is different from the LPC76x series of devices.

- After power-up, all I/O pins except P1.5, may be configured by software.
- Pin P1.5 is input only. Pins P1.2 and P1.3 and are configurable for either input-only or open-drain.

Every output on the P89LPC932A1 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to <u>Table 8 "Static characteristics"</u> for detailed specifications.

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

7.14 Power monitoring functions

The P89LPC932A1 incorporates power monitoring functions designed to prevent incorrect operation during initial power-up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-on detect and brownout detect.

7.14.1 Brownout detection

The brownout detect function determines if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be configured to generate an interrupt.

Brownout detection may be enabled or disabled in software.

If brownout detection is the brownout condition occurs when V_{DD} falls below the brownout trip voltage, V_{bo} (see <u>Table 8 "Static characteristics</u>"), and is negated when V_{DD} rises above V_{bo} . If the P89LPC932A1 device is to operate with a power supply that can be below 2.7 V, BOE should be left in the unprogrammed state so that the device can operate at 2.4 V, otherwise continuous brownout reset may prevent the device from operating.

For correct activation of brownout detect, the V_{DD} rise and fall times must be observed. Please see <u>Table 8 "Static characteristics"</u> for specifications.

7.14.2 Power-on detection

The Power-on detect has a function similar to the brownout detect, but is designed to work as power comes up initially, before the power supply voltage reaches a level where brownout detect can work. The POF flag in the RSTSRC register is set to indicate an initial power-up condition. The POF flag will remain set until cleared by software.

7.15 Power reduction modes

The P89LPC932A1 supports three different power reduction modes. These modes are Idle mode, Power-down mode, and Total Power-down mode.

7.15.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

7.15.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. The P89LPC932A1 exits Power-down mode via any reset, or certain interrupts. In Power-down mode, the power supply voltage may be reduced to the data retention voltage V_{DDR} . This retains the RAM contents at the point where Power-down mode was entered. SFR contents are not guaranteed after V_{DD} has been lowered to V_{DDR} , therefore it is highly recommended to wake up the processor via reset in this case. V_{DD} must be raised to within the operating range before the Power-down mode is exited.

Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: Brownout detect, watchdog timer, Comparators (note that Comparators can be powered-down separately), and RTC/System Timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.

7.15.3 Total Power-down mode

This is the same as Power-down mode except that the brownout detection circuitry and the voltage comparators are also disabled to conserve additional power. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock **and** the RTC is enabled. If the internal RC oscillator is used to clock the RTC during power-down, there will be high power consumption. Please use an external low frequency clock to achieve low power with the RTC running during power-down.

7.16 Reset


The P1.5/RST pin can function as either an active-LOW reset input or as a digital input, P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to logic 1, enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

Remark: During a power-up sequence, The RPE selection is overridden and this pin will always functions as a reset input. An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset.

8-bit microcontroller with accelerated two-clock 80C51 core

7.19.9 CCU interrupts

There are seven interrupt sources on the CCU which share a common interrupt vector.



7.20 UART

The P89LPC932A1 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC932A1 does include an independent Baud Rate Generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent Baud Rate Generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

7.20.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at $^{1}\!/_{16}$ of the CPU clock frequency.

7.20.2 Mode 1


10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in <u>Section 7.20.5</u> <u>"Baud rate generator and selection"</u>).

7.21 I²C-bus serial interface

The I²C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features:


- Bidirectional data transfer between masters and slaves.
- Multi master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus may be used for test and diagnostic purposes.

A typical I²C-bus configuration is shown in <u>Figure 14</u>. The P89LPC932A1 device provides a byte-oriented I²C-bus interface that supports data transfers up to 400 kHz.





NXP Semiconductors


P89LPC932A1











7.25 Watchdog timer

The watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz watchdog oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 21 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered-down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few μ s to a few seconds. Please refer to the P89LPC932A1 *User manual* for more details.




Fig 21. Watchdog timer in Watchdog mode (WDTE = 1)

7.26 Additional features

7.26.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

7.26.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

In addition, IAP operations can be accomplished through the use of four SFRs consisting of a control/status register, a data register, and two address registers. Additional details may be found in the P89LPC932A1 *User manual*.

7.28.8 In-system programming

ISP is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89LPC932A1 through the serial port. This firmware is provided by NXP and embedded within each P89LPC932A1 device. The ISP facility has made ISP in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins (V_{DD}, V_{SS}, TXD, RXD, and RST). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature.

7.28.9 Power-on reset code execution

The P89LPC932A1 contains two special flash elements: the Boot Vector and the Boot Status Bit. Following reset, the P89LPC932A1 examines the contents of the Boot Status Bit. If the Boot Status Bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Boot Status Bit is set to a value other than zero, the contents of the Boot Vector are used as the high byte of the execution address and the low byte is set to 00H.

Table 6 shows the factory default Boot Vector settings for these devices. Note: These settings are different than the original P89LPC932. Tools designed to support the P89LPC932A1 should be used to program this device, such as Flash Magic version 1.98, or later. A factory-provided boot loader is preprogrammed into the address space indicated and uses the indicated boot loader entry point to perform ISP functions. This code can be erased by the user. Users who wish to use this loader should take precautions to avoid erasing the 1 kB sector that contains this boot loader. Instead, the page erase function can be used to erase the first eight 64-byte pages located in this sector. A custom boot loader can be written with the Boot Vector set to the custom boot loader, if desired.

Table 6. Default Boot Vector values and ISP entry points

Device	Default Boot Vector	Default boot loader entry point	Default boot loader code range	1 kB sector range
P89LPC932A1	1FH	1F00H	1E00H to 1FFFH	1C00H to 1FFFH

7.28.10 Hardware activation of the boot loader

The boot loader can also be executed by forcing the device into ISP mode during a power-on sequence (see the P89LPC932A1 *User manual* for specific information). This has the same effect as having a non-zero status byte. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the Boot Vector (1FH) is changed, it will no longer point to the factory preprogrammed ISP boot loader code. After programming the flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

8-bit microcontroller with accelerated two-clock 80C51 core

9. Static characteristics

Table 8. Static characteristics

 V_{DD} = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$ to +85 $\degree C$ for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Max	Unit
DD(oper)	operating supply current	$V_{DD} = 3.6 V;$ $f_{osc} = 12 MHz$	[2]	-	11	18	mA
		V _{DD} = 3.6 V; f _{osc} = 18 MHz			14	23	mA
DD(idle)	Idle mode supply current	$V_{DD} = 3.6 V;$ $f_{osc} = 12 MHz$	[2]	-	3.25	5	mA
		$V_{DD} = 3.6 V;$ $f_{osc} = 18 MHz$			5	7	mA
DD(pd)	power supply current, Power-down mode, voltage comparators powered-down	V _{DD} = 3.6 V	[2]	-	55	80	μΑ
DD(tpd)	total Power-down mode supply current	V _{DD} = 3.6 V	<u>[3]</u>	-	0.5	5	μΑ
dV/dt) _r	rise rate	of V _{DD}		-	-	2	mV/μs
(dV/dt) _f	fall rate	of V _{DD}		-	-	50	mV/μs
V _{DDR}	data retention voltage			1.5	-	-	V
V _{th(HL)}	HIGH-LOW threshold voltage	except SCL, SDA		$0.22V_{DD}$	$0.4V_{DD}$	-	V
VIL	LOW-level input voltage	SCL, SDA only		-0.5	-	$0.3V_{DD}$	V
√ _{th(LH)}	LOW-HIGH threshold voltage	except SCL, SDA		-	$0.6V_{DD}$	$0.7V_{DD}$	V
V _{IH}	HIGH-level input voltage	SCL, SDA only		$0.7V_{DD}$	-	5.5	V
V _{hys}	hysteresis voltage	Port 1		-	$0.2V_{DD}$	-	V
•	LOW-level output voltage	$I_{OL} = 20 \text{ mA};$ $V_{DD} = 2.4 \text{ V to } 3.6 \text{ V};$ all ports, all modes except high-Z	<u>[4]</u>	-	0.6	1.0	V
		I_{OL} = 3.2 mA; V_{DD} = 2.4 V to 3.6 V; all ports, all modes except high-Z	<u>[4]</u>	-	0.2	0.3	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -20 \ \mu A;$ $V_{DD} = 2.4 \ V$ to 3.6 V; all ports, quasi-bidirectional mode		V _{DD} – 0.3	V _{DD} - 0.2	-	V
		$I_{OH} = -3.2 \text{ mA};$ $V_{DD} = 2.4 \text{ V to } 3.6 \text{ V};$ all ports, push-pull mode		V _{DD} – 0.7	V _{DD} – 0.4	-	V
/ _{xtal}	voltage on XTAL1, XTAL2 pins	with respect to V_{SS}		-0.5	-	+4.0	V
V _n	voltage on any pin (except XTAL1, XTAL2, V _{DD})	with respect to V_{SS}	<u>[5]</u>	-0.5	-	+5.5	V
C _{iss}	input capacitance		[6]	-	-	15	pF
IL	logical 0 input current	$V_{I} = 0.4 V$	[7]	-	-	-80	μΑ
		$V_{I} = V_{IL}, V_{IH}, \text{ or } V_{th(HL)}$	[8]				

P89LPC932A1_3 Product data sheet

10. Dynamic characteristics

Dynamic characteristics (12 MHz) Table 9.

 $V_{DD} = 2.4 \text{ V to } 3.6 \text{ V unless otherwise specified.}$ $T_{amb} = -40 \,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ for industrial applications, unless otherwise specified.[1][2]

Symbol	Parameter	Conditions	Varia	f _{osc} = 12 MHz		Unit	
			Min	Max	Min	Max	
f _{OSC(RC)}	internal RC oscillator frequency		7.189	7.557	7.189	7.557	MHz
f _{OSC(WD)}	internal watchdog oscillator frequency		280	480	280	480	kHz
f _{osc}	oscillator frequency		0	12	-	-	MHz
T _{cy(CLK)}	clock cycle time	see Figure 23	83	-	-	-	ns
f _{CLKLP}	low power select clock frequency		0	8	-	-	MHz
Glitch filte	er 👘						
t _{gr}	glitch rejection	P1.5/RST pin	-	50	-	50	ns
		any pin except P1.5/RST	-	15	-	15	ns
t _{sa}	signal acceptance	P1.5/RST pin	125	-	125	-	ns
		any pin except P1.5/RST	50	-	50	-	ns
External c	lock						
t _{CHCX}	clock HIGH time	see Figure 23	33	$T_{cy(CLK)} - t_{CLCX}$	33	-	ns
t _{CLCX}	clock LOW time	see Figure 23	33	$T_{cy(CLK)} - t_{CHCX}$	33	-	ns
t _{CLCH}	clock rise time	see Figure 23	-	8	-	8	ns
t _{CHCL}	clock fall time	see Figure 23	-	8	-	8	ns
Shift regis	ster (UART mode 0)						
t _{XLXL}	serial port clock cycle time	see Figure 22	16T _{cy(CLK)}	-	1333	-	ns
t _{QVXH}	output data set-up to clock rising edge time	see Figure 22	13T _{cy(CLK)}	-	1083	-	ns
t _{XHQX}	output data hold after clock rising edge time	see Figure 22	-	$T_{cy(CLK)}$ + 20	-	103	ns
t _{XHDX}	input data hold after clock rising edge time	see Figure 22	-	0	-	0	ns
t _{XHDV}	input data valid to clock rising edge time	see Figure 22	150	-	150	-	ns
SPI interfa	ace						
f _{SPI}	SPI operating frequency						
	slave		0	CCLK/6	0	2.0	MHz
	master		-	CCLK/4	-	3.0	MHz
T _{SPICYC}	SPI cycle time	see Figure 24, <u>25</u> ,					
	slave	<u>26, 27</u>	6/CCLK	-	500	-	ns
	master		4/CCLK	-	333	-	ns
t _{SPILEAD}	SPI enable lead time	see Figure 26, 27					
	2.0 MHz (slave)		250	-	250	-	ns

8-bit microcontroller with accelerated two-clock 80C51 core

Table 9. Dynamic characteristics (12 MHz) ... continued

 V_{DD} = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$ to +85 °C for industrial applications, unless otherwise specified. [1][2]

Symbol	Parameter	Conditions	Variab	f _{osc} = 12 MHz		Unit	
			Min	Мах	Min	Max	
t _{SPILAG}	SPI enable lag time	see <u>Figure 26,</u> <u>27</u>					
	2.0 MHz (slave)		250	-	250	-	ns
t _{SPICLKH}	SPICLK HIGH time	see <u>Figure 24, 25,</u>					
	master	<u>26, 27</u>	2/CCLK	-	165	-	ns
	slave		3/CCLK	-	250	-	ns
t _{SPICLKL}	SPICLK LOW time	see <u>Figure 24, 25,</u>					
	master	<u>26, 27</u>	2/CCLK	-	165	-	ns
	slave		3/CCLK	-	250	-	ns
t _{SPIDSU}	SPI data set-up time (master or slave)	see <u>Figure 24, 25,</u> <u>26, 27</u>	100	-	100	-	ns
t _{SPIDH}	SPI data hold time (master or slave)	see <u>Figure 24, 25,</u> <u>26, 27</u>	100	-	100	-	ns
t _{SPIA}	SPI access time (slave)	see Figure 26, 27	0	120	0	120	ns
t _{SPIDIS}	SPI disable time (slave)	see Figure 26, 27	0	240	-	240	ns
t _{SPIDV}	SPI enable to output data valid time	see <u>Figure 24</u> , <u>25</u> , <u>26, 27</u>					
	2.0 MHz		-	240	-	240	ns
	3.0 MHz		-	167	-	167	ns
t _{SPIOH}	SPI output data hold time	see <u>Figure 24, 25,</u> <u>26, 27</u>	0	-	0	-	ns
t _{SPIR}	SPI rise time	see Figure 24, 25,					
	SPI outputs (SPICLK, MOSI, MISO)	<u>26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns
SPIF	SPI fall time	see <u>Figure 24, 25,</u>					
	SPI outputs (SPICLK, MOSI, MISO)	<u>26, 27</u>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns

[1] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

[2] Parameters are valid over operating temperature range unless otherwise specified.

8-bit microcontroller with accelerated two-clock 80C51 core

Table 10. Dynamic characteristics (18 MHz)

 V_{DD} = 3.0 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$ to +85 $\degree C$ for industrial applications, unless otherwise specified.[1][2]

Glitch filter t _{gr} glitch rejection	og oscillator incy it clock frequency	see Figure 23 P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	Min 7.189 280 0 555 0 - -	Max 7.557 480 18 - 8 50 15	Min 7.189 280 - - - - - -	Max 7.557 480 - - - - 50 15	MHz kHz MHz ns MHz ns ns
fosc(WD) internal watchdo fosc oscillator frequency f _{osc} oscillator freque T _{cy(CLK)} clock cycle time f _{CLKLP} low power select Glitch filter t t _{gr} glitch rejection	og oscillator incy it clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	280 0 55 0 - -	480 18 - 8 50	280 - - -	480 - - - 50	kHz MHz ns MHz ns
frequency f _{osc} oscillator freque T _{cy(CLK)} clock cycle time f _{CLKLP} low power selec Glitch filter t _{gr} glitch rejection	ncy t clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	0 55 0 -	18 - 8 50		- - - 50	MHz ns MHz ns
T _{cy(CLK)} clock cycle time f _{CLKLP} low power selec Glitch filter t _{gr} glitch rejection	t clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	55 0 - -	- 8 50	-	- - 50	ns MHz ns
f _{CLKLP} low power select Glitch filter t _{gr} glitch rejection	t clock frequency	P1.5/RST pin any pin except P1.5/RST P1.5/RST pin	0 - -	8 50	-	- 50	MHz ns
f _{CLKLP} low power select Glitch filter t _{gr} glitch rejection		any pin except P1.5/RST P1.5/RST pin	-	50	-		ns
<u> </u>	се	any pin except P1.5/RST P1.5/RST pin	-		-		
5	ce	any pin except P1.5/RST P1.5/RST pin	-		-		
	ce	P1.5/RST P1.5/RST pin	-	15	-	15	ns
	ce	•	405				
t _{sa} signal acceptan		•	125	-	125	-	ns
		any pin except P1.5/RST	50	-	50	-	ns
External clock							
t _{CHCX} clock HIGH time)	see Figure 23	22	$T_{cy(CLK)} - t_{CLCX}$	22	-	ns
t _{CLCX} clock LOW time		see Figure 23	22	$T_{cy(CLK)} - t_{CHCX}$	22	-	ns
t _{CLCH} clock rise time		see Figure 23	-	5	-	5	ns
t _{CHCL} clock fall time		see Figure 23	-	5	-	5	ns
Shift register (UART mode	0)						
t _{XLXL} serial port clock	cycle time	see Figure 22	16T _{cy(CLK)}	-	888	-	ns
t _{QVXH} output data set- edge time	up to clock rising	see Figure 22	13T _{cy(CLK)}	-	722	-	ns
t _{XHQX} output data hold edge time	after clock rising	see Figure 22	-	$T_{cy(CLK)}$ + 20	-	75	ns
t _{XHDX} input data hold a edge time	after clock rising	see Figure 22	-	0	-	0	ns
t _{XHDV} input data valid edge time	to clock rising	see Figure 22	150	-	150	-	ns
SPI interface							
f _{SPI} SPI operating fr	equency						
slave			0	CCLK/6	0	3.0	MHz
master			-	CCLK/4	-	4.5	MHz
T _{SPICYC} SPI cycle time		see Figure 24,					
slave		<u>25, 26, 27</u>	6/CCLK	-	333	-	ns
master			4/CCLK	-	222	-	ns
t _{SPILEAD} SPI enable lead	time	see Figure 26, 27					
2.0 MHz (slav	re)		250	-	250	-	ns
t _{SPILAG} SPI enable lag	ime	see <u>Figure 26,</u> <u>27</u>					
2.0 MHz (slav	re)		250	-	250	-	ns

8-bit microcontroller with accelerated two-clock 80C51 core





Fig 30. Package outline SOT361-1 (TSSOP28)

SOT788-1

8-bit microcontroller with accelerated two-clock 80C51 core



HVQFN28: plastic thermal enhanced very thin quad flat package; no leads; 28 terminals; body 6 x 6 x 0.85 mm

Fig 31. Package outline SOT788-1 (HVQFN28)

8-bit microcontroller with accelerated two-clock 80C51 core

17. Contents

1	General description 1	7.1
2	Features 1	7.1
2.1	Principal features 1	7.1
2.2	Additional features 1	7.1
2.3	Comparison to the P89LPC932 2	7.1
3	Ordering information 3	7.1
4	Block diagram	7.1 [°] 7.1 [°]
5	Functional diagram 5	7.1
6	Pinning information	7.1
6.1	Pinning	7.1
6.2	Pin description	7.1
7	Functional description	7.1
7.1	Special function registers	7.1
7.2	Enhanced CPU	7.1
7.3	Clocks	7.1
7.3.1	Clock definitions	7.1
7.3.2	CPU clock (OSCCLK)	7.1
7.3.3	Low speed oscillator option	7.1
7.3.4	Medium speed oscillator option	7.2
7.3.5	High speed oscillator option	7.2
7.3.6	Clock output	7.2
7.4	On-chip RC oscillator option	7.2
7.5	Watchdog oscillator option	7.2
7.6	External clock input option	7.2
7.7	CCLK wake-up delay 19	7.2
7.8	CCLK modification: DIVM register	7.2
7.9	Low power select 19	7.2
7.10	Memory organization 19	7.2
7.11	Data RAM arrangement	
7.12	Interrupts	7.2
7.12.1	External interrupt inputs 20	
7.13	I/O ports	7.2
7.13.1	Port configurations 22	7.2
7.13.1.1	Quasi-bidirectional output configuration 22	7.2
7.13.1.2	2 Open-drain output configuration	7.2
7.13.1.3	8 Input-only configuration	7.2
7.13.1.4	Push-pull output configuration	7.2
7.13.2	Port 0 analog functions 23	7.2
7.13.3	Additional port features	7.2
7.14	Power monitoring functions	7.2
7.14.1	Brownout detection 23	7.2
7.14.2	Power-on detection 24	7.2 7.2
7.15	Power reduction modes 24	
7.15.1	Idle mode 24	7.2
7.15.2	Power-down mode 24	7.2 7.2
7.15.3	Total Power-down mode 24	7.2 7.2
7.16	Reset	1.2

6.1	Reset vector	. 25
7	Timers/counters 0 and 1	
, 7.1	Mode 0	
7.2	Mode 1	-
7.3	Mode 2	-
7.3 7.4	Mode 3	
7.5	Mode 6	
7.6	Timer overflow toggle output	-
8	RTC/system timer.	
9	CCU	
9.1	CCU clock	
9.2	CCUCLK prescaling.	
9.2 9.3	Basic timer operation	
9.4	Output compare	
9. 4 9.5	Input capture	
9.6	PWM operation	
9.7	Alternating output mode	
9.8	PLL operation.	-
9.9	CCU interrupts	
0	UART	
0.1	Mode 0	
0.2	Mode 1	
0.2	Mode 2	
0.4	Mode 3	
0.5	Baud rate generator and selection	
0.6	Framing error	
0.7	Break detect	
0.8	Double buffering.	
0.9	Transmit interrupts with double buffering	. 02
0.0	enabled (modes 1, 2 and 3)	. 32
0.10	The 9 th bit (bit 8) in double buffering	. 02
0.10	(modes 1, 2 and 3)	. 32
1	I^2 C-bus serial interface	
2	Serial Peripheral Interface (SPI)	
2.1	Typical SPI configurations	
3	Analog comparators	
3.1	Internal reference voltage.	
3.2	Comparator interrupt	
3.3	Comparators and power reduction modes .	
4	Keypad interrupt	. 39
5	Watchdog timer	. 40
6	Additional features	
6.1	Software reset	
6.2	Dual data pointers	
7	Data EEPROM	
8	Flash program memory	
8.1	General description	
8.2	Features	

continued >>