



Welcome to **E-XFL.COM** 

<u>Embedded - Microcontrollers - Application</u> <u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application charific microcontrollars are angineered to


Details	
Product Status	Active
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (16kB)
Controller Series	CY8C20xx6A
RAM Size	2K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	13
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	16-UFQFN
Supplier Device Package	16-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20246a-24lkxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Logic Block Diagram**



### Note

1. Internal voltage regulator for internal circuitry



# **Additional System Resources**

System resources provide additional capability, such as configurable USB and I<sup>2</sup>C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I<sup>2</sup>C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I<sup>2</sup>C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I<sup>2</sup>C enhanced slave interface appears as a 32-byte RAM buffer to the external I<sup>2</sup>C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

# **Getting Started**

For in depth information, along with detailed programming details, see the PSoC® Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

### **Application Notes**

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

### **Training**

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



## **Pinouts**


The CY8C20336H/CY8C20446H PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, VSS, VDD, and XRES are not capable of digital I/O.

### 24-Pin QFN

Table 1. Pin Definitions - CY8C20336H [3, 4]

Pin	Ту	ре	N1	Daniel de la
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[5]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8			NC	No connection
9	Po	wer	Vss	Ground connection
10	IOHR	I	P1[0]	ISSP DATA <sup>[5]</sup> , I <sup>2</sup> C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	In	put	XRES	Active high external reset with internal pull down
15	I/O	I	P2[0]	
16	IOH	I	P0[0]	
17	IOH	I	P0[2]	
18	IOH	I	P0[4]	
19	ЮН	I	P0[6]	
20	Po	wer	$V_{DD}$	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input
СР	Po	wer	$V_{SS}$	Center pad must be connected to ground

Figure 2. CY8C20336H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

### Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the l<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).




### 32-Pin QFN

Table 2. Pin Definitions - CY8C20446H PSoC Device [6, 7]

Pin	Ту	ре	No	
No.	Digital	Analog	Name	Description
1	IOH	ı	P0[1]	Integrating input
2	I/O	ı	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	Į	P2[1]	
6	I/O	ļ	P3[3]	
7	I/O	ļ	P3[1]	
8	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
9	IOHR		P1[5]	I <sup>2</sup> C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	Į	P1[1]	ISSP CLK <sup>[8]</sup> , I <sup>2</sup> C SCL, SPI MOSI.
12	Po	wer	Vss	Ground connection.
13	IOHR	I	P1[0]	ISSP DATA <sup>[8]</sup> , I <sup>2</sup> C SDA., SPI CLK
14	IOHR	Į	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	ļ	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	ı	P3[2]	
20	I/O	ı	P2[0]	
21	I/O	I	P2[2]	
22	I/O	ı	P2[4]	
23	I/O	ı	P2[6]	
24	IOH	ı	P0[0]	
25	IOH	I	P0[2]	
26	IOH	ı	P0[4]	
27	IOH	ļ	P0[6]	
28	Po	wer	$V_{DD}$	Supply voltage
29	IOH		P0[7]	
30	IOH	ļ	P0[5]	
31	IOH	ļ	P0[3]	Integrating input
32	Po	wer	$V_{SS}$	Ground connection
СР	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground

Figure 3. CY8C20446H PSoC Device



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

### Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x36H/46H PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.




Figure 5. Voltage versus CPU Frequency

### **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 4. Absolute Maximum Ratings** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	<b>–</b> 55	+25	+125	°C
$V_{DD}$	Supply voltage relative to V <sub>SS</sub>		-0.5	-	+6.0	V
V <sub>IO</sub>	DC input voltage		V <sub>SS</sub> – 0.5	-	$V_{DD} + 0.5$	V
$V_{IOZ}$	DC voltage applied to tristate		V <sub>SS</sub> -0.5	-	$V_{DD} + 0.5$	V
I <sub>MIO</sub>	Maximum current into any port pin		-25	-	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	-	_	V
LU	Latch up current	In accordance with JESD78 standard	ı	ı	200	mA

# **Operating Temperature**

**Table 5. Operating Temperature** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature		-40	_	+85	°C
T <sub>C</sub>	Commercial temperature range		0	_	70	°C
TJ	Operational die temperature	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 28. The user must limit the power consumption to comply with this requirement.	-40	-	+100	°C

Page 12 of 35



# **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 6. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> <sup>[13]</sup>	Supply voltage	Refer the table DC POR and LVD Specifications on page 17	1.71	_	5.50	V
I <sub>DD24</sub>	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A$ = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I <sub>DD12</sub>	Supply current, IMO = 12 MHz	Conditions are V <sub>DD</sub> ≤ 3.0 V, T <sub>A</sub> = 25 °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.86	2.60	mA
I <sub>DD6</sub>	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.13	1.80	mA
I <sub>SB0</sub>	Deep sleep current	$V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , I/O regulator turned off	-	0.10	0.50	μА
I <sub>SB1</sub>	Standby current with POR, LVD, and sleep timer	$V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , I/O regulator turned off	_	1.07	1.50	μА

### Note

Document Number: 001-56223 Rev. \*E

<sup>13.</sup> When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter.



Table 8. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.40	_	_	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	_	V
V <sub>OH5A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	\ \
V <sub>OH6A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	_	_	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V <sub>IL</sub>	Input low voltage		-	_	0.72	V
V <sub>IH</sub>	Input high voltage		1.40	_	_	V
$V_{H}$	Input hysteresis voltage		_	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)		_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 9. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH}$ = 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	_	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	-	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	_	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
$V_{IL}$	Input low voltage		_	_	0.30 × V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage		0.65 × V <sub>DD</sub>	_	_	V

Document Number: 001-56223 Rev. \*E



# **Comparator User Module Electrical Specifications**

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C  $\leq$  TA  $\leq$  85 °C, 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V.

**Table 13. Comparator User Module Electrical Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>COMP</sub>	Comparator response time	50-mV overdrive	_	70	100	ns
Offset		Valid from 0.2 V to V <sub>DD</sub> – 0.2 V	_	2.5	30	mV
Current		Average DC current, 50 mV overdrive	_	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	_	80	_	dB
PSRR	Supply voltage < 2 V	Power supply rejection ratio	_	40	_	dB
Input Range			0	=	1.5	V

### **ADC Electrical Specifications**

## **Table 14.ADC User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
Input	•	•				
V <sub>IN</sub>	Input voltage range		0	_	VREFADC	V
C <sub>IIN</sub>	Input capacitance		_	_	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference		•				
V <sub>REFADC</sub>	ADC reference voltage		1.14	_	1.26	V
Conversion Rate	)	1	l	l	.1	I
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 18 for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	5.85	_	ksps
DC Accuracy		•	l	l		
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	_	10	bits
DNL	Differential nonlinearity		-1	_	+2	LSB
INL	Integral nonlinearity		-2	_	+2	LSB
E <sub>OFFSET</sub>	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain error	For any resolution	-5	_	+5	%FSR
Power		•	•	•	•	
I <sub>ADC</sub>	Operating current		_	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	_	24	_	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	_	30	_	dB



# **DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer		1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer	during startup, reset from the XRES pin, or reset from watchdog.	_	2.36	2.41	
V <sub>POR2</sub>	2.60 V selected in PSoC Designer		-	2.60	2.66	
V <sub>POR3</sub>	2.82 V selected in PSoC Designer		_	2.82	2.95	
$V_{LVD0}$	2.45 V selected in PSoC Designer		2.40	2.45	2.51	V
$V_{LVD1}$	2.71 V selected in PSoC Designer		2.64 <sup>[14]</sup>	2.71	2.78	
$V_{LVD2}$	2.92 V selected in PSoC Designer		2.85 <sup>[15]</sup>	2.92	2.99	
$V_{LVD3}$	3.02 V selected in PSoC Designer		2.95 <sup>[16]</sup>	3.02	3.09	
$V_{LVD4}$	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
$V_{LVD5}$	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
$V_{LVD6}$	1.80 V selected in PSoC Designer		1.75 <sup>[17]</sup>	1.80	1.84	
$V_{LVD7}$	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

# **DC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 16. DC Programming Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
Vdd <sub>IWRITE</sub>	Supply voltage for flash write operations		1.71	_	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify		_	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See the appropriate DC General Purpose I/O Specifications on page 13	-	_	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on pages 15 or 16	V <sub>IH</sub>	_	_	V
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	_	_	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify		_	_	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on page 16. For V <sub>DD</sub> > 3 V use V <sub>OH4</sub> in Table 5 on page 11.	V <sub>OH</sub>	_	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	_	_	-
Flash <sub>DR</sub>	Flash data retention	Following maximum flash write cycles; ambient temperature of 55 °C	10	20	_	Years

<sup>14.</sup> Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.

15. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.

16. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.

17. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.




# **AC General Purpose I/O Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GPIO</sub>	GPIO operating frequency	Normal strong mode port 0, 1	0	_	6 MHz for 1.71 V <v<sub>DD &lt; 2.40 V 12 MHz for</v<sub>	MHz
			0	-	2.40 V < V <sub>DD</sub> < 5.50 V	
T <sub>RISE23</sub>	Rise time, strong mode, Cload = 50 pF ports 2 or 3	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90%	15	_	80	ns
T <sub>RISE23L</sub>	Rise time, strong mode low supply, Cload = 50 pF, ports 2 or 3	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90%	15	_	80	ns
T <sub>RISE01</sub>	Rise time, strong mode, Cload = 50 pF ports 0 or 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90% LDO enabled or disabled	10	_	50	ns
T <sub>RISE01L</sub>	Rise time, strong mode low supply, Cload = 50 pF, ports 0 or 1	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90% LDO enabled or disabled	10	_	80	ns
T <sub>FALL</sub>	Fall time, strong mode, Cload = 50 pF all ports	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90%	10	_	50	ns
T <sub>FALLL</sub>	Fall time, strong mode low supply, Cload = 50 pF, all ports	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90%	10	_	70	ns


Figure 6. GPIO Timing Diagram





# **AC Programming Specifications**

Figure 7. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 23. AC Programming Specifications** 


Symbol	Description	Conditions		Тур	Max	Units
T <sub>RSCLK</sub>	Rise time of SCLK		1	_	20	ns
T <sub>FSCLK</sub>	Fall time of SCLK		1	_	20	ns
T <sub>SSCLK</sub>	Data Setup time to falling edge of SCLK		40	_	_	ns
T <sub>HSCLK</sub>	Data Hold time from falling edge of SCLK		40	_	_	ns
F <sub>SCLK</sub>	Frequency of SCLK		0	_	8	MHz
T <sub>ERASEB</sub>	Flash erase time (Block)		-	_	18	ms
T <sub>WRITE</sub>	Flash block write time		-	_	25	ms
T <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	3.6 < V <sub>DD</sub>	_	_	60	ns
T <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	_	85	ns
T <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	_	130	ns
T <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	_	_	μS
T <sub>XRES</sub>	XRES Pulse Length		300	_	_	μS
T <sub>VDDWAIT</sub>	V <sub>DD</sub> stable to wait-and-poll hold off		0.1	_	1	ms
T <sub>VDDXRES</sub>	V <sub>DD</sub> stable to XRES assertion delay		14.27	_	_	ms
T <sub>POLL</sub>	SDATA high pulse time		0.01	_	200	ms
T <sub>ACQ</sub>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.		3.20	-	19.60	ms
T <sub>XRESINI</sub>	"Key window" time after an XRES event, based on eight ILO clocks		98	-	615	μS



Table 25. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$V_{DD} \ge 2.4 \text{ V}$	_	_	6	MHz
		V <sub>DD</sub> < 2.4 V	_	_	3	
DC	SCLK duty cycle		_	50	-	%
T <sub>SETUP</sub>	MISO to SCLK setup time	$V_{DD} \ge 2.4 \text{ V} $ $V_{DD} < 2.4 \text{ V}$	60	_	_	ns
		V <sub>DD</sub> < 2.4 V	100	_	_	
T <sub>HOLD</sub>	SCLK to MISO hold time		40	_	_	ns
T <sub>OUT_VAL</sub>	SCLK to MOSI valid time		_	_	40	ns
T <sub>OUT_H</sub>	MOSI high time		40	_	_	ns

Figure 9. SPI Master Mode 0 and 2








Figure 10. SPI Master Mode 1 and 3

Table 26. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	-	_	-	4	MHz
T <sub>LOW</sub>	SCLK low time	_	42	_	_	ns
T <sub>HIGH</sub>	SCLK high time	-	42	_	_	ns
T <sub>SETUP</sub>	MOSI to SCLK setup time	-	30	-	-	ns
T <sub>HOLD</sub>	SCLK to MOSI hold time	_	50	_	_	ns
T <sub>SS_MISO</sub>	SS high to MISO valid	-	_	_	153	ns
T <sub>SCLK_MISO</sub>	SCLK to MISO valid	-	_	-	125	ns
T <sub>SS_HIGH</sub>	SS high time	-	50	_	_	ns
T <sub>SS_CLK</sub>	Time from SS low to first SCLK	_	2/SCLK	_	_	ns
T <sub>CLK SS</sub>	Time from last SCLK to SS high	-	2/SCLK	-	-	ns




# **Packaging Information**

This section illustrates the packaging specifications for the CY8C20336H/CY8C20446H PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

Figure 13. 24-Pin (4 × 4 × 0.55 mm) QFN



### NOTES:

- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT:  $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*E






Figure 14. 32-Pin (5 × 5 × 0.55 mm) QFN

2. BASED ON REF JEDEC # MO-248

3. PACKAGE WEIGHT: 0.0388g

4. DIMENSIONS ARE IN MILLIMETERS

TOP VIEW

001-42168 \*E

BOTTOM VIEW

Figure 15. 48-Pin (7 × 7 × 1.0 mm) QFN SIDE VIEW

7.00±0.10 -48 36 PIN 1 DOT 7.00±0.10 0.25±0.07 25 13 -0.40±0.10 -0.05 MAX -1.00 MAX 5.10±0.10-0.08

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 13  $\pm$  1 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*G

### **Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



# **Thermal Impedances**

### Table 27. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[21]</sup>
24-QFN <sup>[22]</sup>	20.90 °C/W
32-QFN <sup>[22]</sup>	19.51 °C/W
48-QFN <sup>[22]</sup>	17.68 °C/W

## **Capacitance on Crystal Pins**

# Table 28. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-pin QFN	3.2 pF
48-pin QFN	3.3 pF

### **Solder Reflow Peak Temperature**

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 29. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature	
24-pin QFN	260 °C	30 s	
32-pin QFN	260 °C	30 s	
48-pin QFN	260 °C	30 s	

 <sup>21.</sup> T<sub>J</sub> = T<sub>A</sub> + Power x θ<sub>JA</sub>.
 22. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.
 23. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



# **Development Tool Selection**

### Software

### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

### **Development Kits**

All development kits are sold at the Cypress Online Store.

### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66A family
- Cat-5 adapter
- Mini-Eval programming board
- 110 ~ 240-V power supply, Euro-Plug adapter
- iMAGEcraft C Compiler (Registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466A-24PXI 28-PDIP chip samples

### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

### CY3280-20x66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20xx6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20x66 CapSense Controller board
- CY3240-I2USB bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 retractable cable
- CY3280-20x66 Kit CD



### **Device Programmers**

All device programmers are purchased from the Cypress Online Store.

### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD

# ■ Getting Started Guide

■ USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Accessories (Emulation and Programming)

Table 30. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit <sup>[24]</sup>	Foot Kit <sup>[25]</sup>	Adapter <sup>[26]</sup>
CY8C20336H-24LQXI	24-pin QFN	CY3250-20366QFN	CY3250-24QFN-FK	See note 24
CY8C20446H-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 26

### **Third Party Tools**

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

### **Build a PSoC Emulator into Your Board**

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/?rID2748.

### Notes

- 24. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- 25. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 26. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.
- 27. Dual-function digital I/O pins also connect to the common analog mux.
- 28. This part is available in limited quantities for in-circuit debugging during prototype development. It is not available in production volumes.



# **Document History Page**

Document	Document Title: CY8C20336H/CY8C20446H Haptics Enabled CapSense <sup>®</sup> Controller Document Number: 001-56223					
Revision	ECN	Origin of Change	Submission Date	Description of Change		
**	2787411	VZD/AESA	10/15/2009	New datasheet.		
*A	3016550	KEJO/KPOL	08/26/2010	Added CY8C20346H part. Updated 24-pin QFN and 32-pin QFN package diagrams. Content and format updated to match latest template.		
*B	3089844	JPM	11/18/10	In Table 26, modified $T_{LOW}$ and $T_{HIGH}$ min values to 42. Updated $T_{SS\_HIGH}$ min value to 50; removed max value.		
*C	3180479	YVA	02/23/11	Removed CY8C20346H part Changed title from CapSense Applications to Haptics Enabled CapSense Controller Updated Table 29 with Time at Maximum Temperature information		
*D	3638625	YLIU/BVI	06/06/2012	Updated F <sub>SCLK</sub> parameter in the SPI Slave AC Specifications table Updated Getting Started and Designing with PSoC Designer sections. Included Development Tools. Updated Software under Development Tool Selection section. Updated F <sub>SCLK</sub> parameter in the Table 26, "SPI Slave AC Specifications," on page 24. Changed t <sub>OUT_HIGH</sub> to t <sub>OUT_H</sub> in Table 25, "SPI Master AC Specifications," on page 23 Updated package diagrams: 001-13937 to *D 001-13191 to *F		
*E	3822568	DST	11/27/2012	Updated package diagrams: 001-13937 to *E 001-42168 to *E 001-13191 to *G		



# Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

**Products PSoC Solutions** 

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface **Lighting & Power Control** cypress.com/go/powerpsoc

cypress.com/go/plc

cypress.com/go/wireless

Memory cypress.com/go/memory Optical & Image Sensing cypress.com/go/image **PSoC** cypress.com/go/psoc **Touch Sensing** cypress.com/go/touch **USB Controllers** cypress.com/go/USB Wireless/RF

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-56223 Rev. \*E

Revised November 27, 2012

Page 35 of 35