



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are analyzared to

#### Details

Product Status	Active
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (8kB)
Controller Series	CY8C20xx6A
RAM Size	1K x 8
Interface	I²C, SPI
Number of I/O	20
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20336a-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Logic Block Diagram





# **Development Tools**

PSoC Designer<sup>™</sup> is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- □ Hardware and software I<sup>2</sup>C slaves and masters □ Full-speed USB 2.0
- D Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

## **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-toanalog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and guick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



# **Pinouts**

The CY8C20336H/CY8C20446H PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V<sub>SS</sub>, V<sub>DD</sub>, and XRES are not capable of digital I/O.

## 24-Pin QFN

### Table 1. Pin Definitions - CY8C20336H <sup>[3, 4]</sup>

Pin	Ту	pe	Namo	Description
No.	Digital	Analog	Maine	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	Ι	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[5]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8			NC	No connection
9	Po	wer	Vss	Ground connection
10	IOHR	I	P1[0]	ISSP DATA <sup>[5]</sup> , I <sup>2</sup> C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	In	put	XRES	Active high external reset with internal pull down
15	I/O	Ι	P2[0]	
16	IOH	I	P0[0]	
17	IOH	I	P0[2]	
18	IOH	I	P0[4]	
19	IOH	I	P0[6]	
20	Po	wer	V <sub>DD</sub>	Supply voltage
21	IOH	Ι	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	Ι	P0[1]	Integrating input
CP	Power		V <sub>SS</sub>	Center pad must be connected to ground

# Figure 2. CY8C20336H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the l<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).



## 32-Pin QFN

## Table 2. Pin Definitions - CY8C20446H PSoC Device [6, 7]

Pin	Ту	vpe	Nome	Description
No.	Digital	Analog	Name	Description
1	IOH		P0[1]	Integrating input
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
9	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
10	IOHR	l	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK <sup>[8]</sup> , I <sup>2</sup> C SCL, SPI MOSI.
12	Po	wer	Vss	Ground connection.
13	IOHR	l	P1[0]	ISSP DATA <sup>[8]</sup> , I <sup>2</sup> C SDA., SPI CLK
14	IOHR	I	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P2[0]	
21	I/O	I	P2[2]	
22	I/O	I	P2[4]	
23	I/O	I	P2[6]	
24	IOH	- 1	P0[0]	
25	IOH	l	P0[2]	
26	IOH	I	P0[4]	
27	IOH	I	P0[6]	
28	Po	wer	V <sub>DD</sub>	Supply voltage
29	IOH	I	P0[7]	
30	IOH	I	P0[5]	
31	IOH	I	P0[3]	Integrating input
32	Po	wer	V <sub>SS</sub>	Ground connection
CP	Power		$V_{SS}$	Center pad must be connected to ground

#### Figure 3. CY8C20446H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- Buring power-up or reset event, device P1[1] and P1[0] may disturb the l<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).



## 48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging.<sup>[9]</sup>

Pin No.	Digital	Analog	Name	Description			Fig	ure 4. C	CY8C20066A PSoC Device ママママ ママママ ディーマングロン 旅行など
1			OCDOE	OCD mode direction pin					
2	I/O	I	P2[7]						
3	I/O	I	P2[5]	Crystal output (XOut)				AI, P2[7]	2 35 <b>=</b> P2[4],A
4	I/O		P2[3]	Crystal input (XIn)			AI, XC	out, P2[5] 🗖	3 34 <b>=</b> P2[2],AI
5	I/O		P2[1]				AI, X	In , P2[3]	4 33 P2[0], Al
6	I/O	I	P4[3]					AI, P2[1]  AI, P4[3]	6 <b>QFN</b> 31 P4[2],AI
7	I/O	I	P4[1]					AI , P4[1] 🗖	7 (Top View) 30 P3[6],AI
8	I/O	I	P3[7]					AI, P3[7]	8 29 P3[4], Al
9	I/O	I	P3[5]					AI, P3[5] -	10 27 P3[2], Al
10	I/O	I	P3[3]		.			AI, P3[1] 🗖	11 26 <b>–</b> XRES
11	I/O	I	P3[1]		- F	AI, I2 C SC	L, SPI	SS, P1[7]	12 <sup>∞</sup> ≠ <sup></sup> <sup>ω</sup> <sup>ω</sup> <sup>ω</sup> <sup>ω</sup> <sup>ω</sup> <sup>ω</sup> <sup>ω</sup> <sup>ω</sup> <sup>ω</sup>
12	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS					
13	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO					
14			CCLK	OCD CPU clock output					SO, J MOS A A A A A A A A A A A A A A A A A A A
15			HCLK	OCD high speed clock output					N, A, SPICIMI
16	IOHR		P1[3]	SPI CLK.					A, S C SD C SD
17	IOHR	I	P1[1]	ISSP CLK <sup>[12]</sup> , I <sup>2</sup> C SCL, SPI MOSI					(C SE 4) 12 C
18	Pow	er	Vss	Ground connection					DAT/
19	I/O		D+	USB D+					A, A,
20	I/O		D-	USB D-					AI,
21	Pow	er	V <sub>DD</sub>	Supply voltage					
22	IOHR	-	P1[0]	ISSP DATA <sup>(12)</sup> , I <sup>2</sup> C SDA, SPI CLK					
23	IOHR	Ι	P1[2]		Pin No.	Digital	Analog	Name	Description
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)	37	IOH	I	P0[0]	
25	IOHR		P1[6]		38	IOH	I	P0[2]	
26	Inpu	ut	XRES	Active high external reset with internal pull down	39	IOH	I	P0[4]	
27	I/O	Ι	P3[0]		40	IOH	Ι	P0[6]	
28	I/O	I	P3[2]		41	Pow	er	V <sub>DD</sub>	Supply voltage
29	I/O	I	P3[4]		42			OCDO	OCD even data I/O
30	I/O	Ι	P3[6]		43			OCDE	OCD odd data output
31	I/O	Ι	P4[0]		44	IOH	I	P0[7]	
32	I/O	Ι	P4[2]		45	IOH	Ι	P0[5]	
33	I/O	Ι	P2[0]		46	IOH	Ι	P0[3]	Integrating input
34	I/O	Ι	P2[2]		47	Pow	er	V <sub>SS</sub>	Ground connection
35	I/O	Ι	P2[4]		48	IOH	I	P0[1]	
36	I/O		P2[6]		CP	Pow	er	V <sub>SS</sub>	Center pad must be connected to ground

Table 3.	<b>Pin Definitions</b>	- CY8C20066A	PSoC	Device	[10,	11]	
----------	------------------------	--------------	------	--------	------	-----	--

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

#### Notes

9. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
 10. During power-up or reset event, device P1[1] and P1[0] may disturb the 1<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
 11. The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 12. These are the ISSP pins, which are not High Z at power on reset (POR).



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x36H/46H PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.



## Figure 5. Voltage versus CPU Frequency

## **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

## Table 4. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	ů
V <sub>DD</sub>	Supply voltage relative to $V_{SS}$		-0.5	-	+6.0	V
V <sub>IO</sub>	DC input voltage		$V_{SS} - 0.5$	-	V <sub>DD</sub> + 0.5	V
V <sub>IOZ</sub>	DC voltage applied to tristate		V <sub>SS</sub> –0.5	-	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin		-25	-	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	-	-	V
LU	Latch up current	In accordance with JESD78 standard	_	_	200	mA

## **Operating Temperature**

#### Table 5. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature		-40	-	+85	°C
T <sub>C</sub>	Commercial temperature range		0	-	70	°C
TJ	Operational die temperature	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 28. The user must limit the power consumption to comply with this requirement.	-40	-	+100	°C





## **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 6. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
V <sub>DD</sub> <sup>[13]</sup>	Supply voltage	Refer the table DC POR and LVD Specifications on page 17	1.71	-	5.50	V
I <sub>DD24</sub>	Supply current, IMO = 24 MHz	Conditions are V <sub>DD</sub> $\leq$ 3.0 V, T <sub>A</sub> = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I <sub>DD12</sub>	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.86	2.60	mA
I <sub>DD6</sub>	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.13	1.80	mA
I <sub>SB0</sub>	Deep sleep current	$V_{DD}{\leq}3.0$ V, $T_{A}$ = 25 °C, I/O regulator turned off	_	0.10	0.50	μA
I <sub>SB1</sub>	Standby current with POR, LVD, and sleep timer	$V_{DD}{\leq}3.0$ V, $T_{A}$ = 25 °C, I/O regulator turned off	_	1.07	1.50	μA

Note

13. When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter.



## **DC General Purpose I/O Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 2.4 V to 3.0 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 1.71 V to 2.4 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH} \le 10 \ \mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 1 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	_	_	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 5 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	-	_	V
V <sub>OH5</sub>	High output voltage port 1 pins with LDO regulator enabled for 3 V out	$I_{OH}$ < 10 $\mu$ A, V <sub>DD</sub> > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V <sub>OH6</sub>	High output voltage port 1 pins with LDO regulator enabled for 3 V out	I <sub>OH</sub> = 5 mA, V <sub>DD</sub> > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	-	_	V
V <sub>OH7</sub>	High output voltage port 1 pins with LDO enabled for 2.5 V out	$I_{OH}$ < 10 $\mu$ A, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V <sub>OH8</sub>	High output voltage port 1 pins with LDO enabled for 2.5 V out	I <sub>OH</sub> = 2 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	-	-	V
V <sub>OH9</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	$I_{OH}$ < 10 $\mu$ A, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V <sub>OH10</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	_	_	V
V <sub>OL</sub>	Low output voltage	$I_{OL}$ = 25 mA, $V_{DD}$ > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V <sub>IL</sub>	Input low voltage		-	_	0.80	V
V <sub>IH</sub>	Input high voltage		2.00	-	-	V
V <sub>H</sub>	Input hysteresis voltage		_	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)		_	0.001	1	μA
C <sub>PIN</sub>	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF



## Table 9. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>H</sub>	Input hysteresis voltage		-	80	-	mV
IIL	Input leakage (absolute value)		-	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

## Table 10.DC Characteristics – USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	900	-	1575	Ω
Rusba	USB D+ pull-up resistance	While receiving traffic	1425	-	3090	Ω
Vohusb	Static output high		2.8	-	3.6	V
Volusb	Static output low		-	-	0.3	V
Vdi	Differential input sensitivity		0.2	-	-	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single-ended receiver threshold		0.8	-	2.0	V
Cin	Transceiver capacitance		-	-	50	pF
lio	High-Z state data line leakage	On D+ or D- line	-10	-	+10	μA
Rps2	PS/2 pull-up resistance		3000	5000	7000	Ω
Rext	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

## **DC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 11. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>SW</sub>	Switch resistance to common analog bus		-	-	800	Ω
R <sub>GND</sub>	Resistance of initialization switch to $V_{SS}$		_	-	800	Ω

The maximum pin voltage for measuring  $R_{SW}$  and  $R_{GND}$  is 1.8 V

## **DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 12. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
V <sub>LPC</sub>	Low power comparator (LPC) common mode	Maximum voltage limited to V <sub>DD</sub>	0.0	-	1.8	V
I <sub>LPC</sub>	LPC supply current		-	10	40	μA
V <sub>OSLPC</sub>	LPC voltage offset		_	2.5	30	mV



## **Comparator User Module Electrical Specifications**

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C  $\leq$  TA  $\leq$  85 °C, 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V.

Table 13. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>COMP</sub>	Comparator response time	50-mV overdrive	_	70	100	ns
Offset		Valid from 0.2 V to $V_{DD}$ – 0.2 V	_	2.5	30	mV
Current		Average DC current, 50 mV overdrive	_	20	80	μA
DSDD	Supply voltage > 2 V	Power supply rejection ratio	_	80	-	dB
PSKK	Supply voltage < 2 V	Power supply rejection ratio	_	40	-	dB
Input Range			0	-	1.5	V

## **ADC Electrical Specifications**

#### Table 14.ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input						
V <sub>IN</sub>	Input voltage range		0	-	VREFADC	V
C <sub>IIN</sub>	Input capacitance		-	-	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference	·					
V <sub>REFADC</sub>	ADC reference voltage		1.14	-	1.26	V
Conversion Rate						
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 18 for accuracy	2.25	-	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	- 23.43		_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	-	5.85	_	ksps
DC Accuracy			1	1		
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	-	10	bits
DNL	Differential nonlinearity		–1	-	+2	LSB
INL	Integral nonlinearity		-2	_	+2	LSB
E <sub>OFFSET</sub>	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain error	For any resolution	-5	-	+5	%FSR
Power		·				
I <sub>ADC</sub>	Operating current		-	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	-	24	-	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	_	30	_	dB



# **AC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 17. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>IMO24</sub>	IMO frequency at 24-MHz setting		22.8	24	25.2	MHz
F <sub>IMO12</sub>	IMO frequency at 12-MHz setting		11.4	12	12.6	MHz
F <sub>IMO6</sub>	IMO frequency at 6-MHz setting		5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU frequency		0.75	-	25.20	MHz
F <sub>32K1</sub>	ILO frequency		19	32	50	kHz
F <sub>32K_U</sub>	ILO untrimmed frequency		13	32	82	kHz
DC <sub>IMO</sub>	Duty cycle of IMO		40	50	60	%
DC <sub>ILO</sub>	ILO duty cycle		40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate	V <sub>DD</sub> slew rate during power-up	-	-	250	V/ms
T <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	-	-	ms
T <sub>XRST2</sub>	External reset pulse width after power-up <sup>[18]</sup>	Applies after part has booted	10	-	-	μS



### Table 19.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>DRATE</sub>	Full-speed data rate	Average bit rate	12 – 0.25%	12	12 + 0.25%	MHz
T <sub>JR1</sub>	Receiver jitter tolerance	To next transition	-18.5	_	18.5	ns
T <sub>JR2</sub>	Receiver jitter tolerance	To pair transition	-9	_	9	ns
T <sub>DJ1</sub>	FS driver jitter	To next transition	-3.5	_	3.5	ns
T <sub>DJ2</sub>	FS driver jitter	To pair transition	-4.0	-	4.0	ns
T <sub>FDEOP</sub>	Source jitter for differential transition	To SE0 transition	-2	_	5	ns
T <sub>FEOPT</sub>	Source SE0 interval of EOP		160	_	175	ns
T <sub>FEOPR</sub>	Receiver SE0 interval of EOP		82	_		ns
T <sub>FST</sub>	Width of SE0 interval during differential transition		-	_	14	ns

#### Table 20. AC Characteristics – USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>FR</sub>	Transition rise time	50 pF	4	_	20	ns
T <sub>FF</sub>	Transition fall time	50 pF	4	_	20	ns
T <sub>FRFM</sub> <sup>[19]</sup>	Rise/fall time matching		90	_	111	%
Vcrs	Output signal crossover voltage		1.30	-	2.00	V

#### **AC Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 21. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>LPC</sub>	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	-	_	100	ns

### **AC External Clock Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 22. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency (external oscillator frequency)		0.75	-	25.20	MHz
	High period		20.60	-	5300	ns
	Low period		20.60	-	-	ns
	Power-up IMO to switch		150	-	-	μS

Note

 T<sub>FRFM</sub> is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3 V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15 V.



# **AC Programming Specifications**

Figure 7. AC Waveform

The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

## Table 23. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>RSCLK</sub>	Rise time of SCLK		1	—	20	ns
T <sub>FSCLK</sub>	Fall time of SCLK		1	-	20	ns
T <sub>SSCLK</sub>	Data Setup time to falling edge of SCLK		40	-	-	ns
T <sub>HSCLK</sub>	Data Hold time from falling edge of SCLK		40	_	-	ns
F <sub>SCLK</sub>	Frequency of SCLK		0	-	8	MHz
T <sub>ERASEB</sub>	Flash erase time (Block)		-	-	18	ms
T <sub>WRITE</sub>	Flash block write time		_	_	25	ms
T <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	3.6 < V <sub>DD</sub>	-	-	60	ns
T <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	$3.0 \leq V_{DD} \leq 3.6$	-	-	85	ns
T <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	-	130	ns
T <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	-	μS
T <sub>XRES</sub>	XRES Pulse Length		300	-	-	μS
T <sub>VDDWAIT</sub>	V <sub>DD</sub> stable to wait-and-poll hold off		0.1	-	1	ms
T <sub>VDDXRES</sub>	V <sub>DD</sub> stable to XRES assertion delay		14.27	-	-	ms
T <sub>POLL</sub>	SDATA high pulse time		0.01	-	200	ms
T <sub>ACQ</sub>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.		3.20	-	19.60	ms
T <sub>XRESINI</sub>	"Key window" time after an XRES event, based on eight ILO clocks		98	-	615	μS





#### Figure 10. SPI Master Mode 1 and 3



# Table 26. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	-	-	-	4	MHz
T <sub>LOW</sub>	SCLK low time	-	42	-	-	ns
T <sub>HIGH</sub>	SCLK high time	-	42	-	-	ns
T <sub>SETUP</sub>	MOSI to SCLK setup time	-	30	-	-	ns
T <sub>HOLD</sub>	SCLK to MOSI hold time	-	50	-	-	ns
T <sub>SS_MISO</sub>	SS high to MISO valid	-	-	-	153	ns
T <sub>SCLK_MISO</sub>	SCLK to MISO valid	-	-	-	125	ns
T <sub>SS_HIGH</sub>	SS high time	-	50	-	-	ns
T <sub>SS_CLK</sub>	Time from SS low to first SCLK	-	2/SCLK	_	-	ns
T <sub>CLK_SS</sub>	Time from last SCLK to SS high	-	2/SCLK	-	-	ns







Figure 11. SPI Slave Mode 0 and 2







# **Packaging Information**

This section illustrates the packaging specifications for the CY8C20336H/CY8C20446H PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.



# Figure 13. 24-Pin (4 × 4 × 0.55 mm) QFN

<u>NOTES</u> :

- 1. 💥 HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT : 29  $\pm$  3 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*E



BOTTOM VIEW



Figure 14. 32-Pin (5 × 5 × 0.55 mm) QFN

4. DIMENSIONS ARE IN MILLIMETERS

TOP VIEW

Figure 15. 48-Pin (7 × 7 × 1.0 mm) QFN SIDE VIEW



NOTES:

- 1. 🐼 HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220

3. PACKAGE WEIGHT: 13  $\pm$  1 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*G

#### **Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.





# **Development Tool Selection**

#### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

#### **Development Kits**

All development kits are sold at the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66A family
- Cat-5 adapter
- Mini-Eval programming board
- 110 ~ 240-V power supply, Euro-Plug adapter
- iMAGEcraft C Compiler (Registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466A-24PXI 28-PDIP chip samples

## **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3280-20x66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20xx6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20x66 CapSense Controller board
- CY3240-I2USB bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 retractable cable
- CY3280-20x66 Kit CD





# **Ordering Information**

The following table lists the CY8C20336H/CY8C20446H PSoC devices' key package features and ordering codes.

### Table 31. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (KB)	SRAM (KB)	CapSense Blocks	Digital I/O Pins	Analog Inputs <sup>[27]</sup>	XRES Pin	USB
24-pin (4 × 4 × 0.6mm) QFN	CY8C20336H-24LQXI	8	1	1	20	20	Yes	No
32 pin (5 × 5 × 0.6 mm) QFN	CY8C20446H-24LQXI	16	2	1	28	28	Yes	No
48 pin (7 × 7 mm) QFN (OCD) <sup>[28]</sup>	CY8C20066A-24LTXI	32	2	1	36	36	Yes	Yes

## **Ordering Code Definitions**





# Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non-linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip- flop must remain stable in order to guarantee that the latched data is correct.
l <sup>2</sup> C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch up current	Current at which the latch up test is conducted according to JESD78 standard (at 125 °C)
Power supply rejection ratio (PSRR)	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Scan	The conversion of all sensor capacitances to digital values.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
Signal-to-noise ratio	The ratio between a capacitive finger signal and system noise.
SPI	Serial peripheral interface is a synchronous serial data link standard.

# **Reference Documents**

■ Technical reference manual for CY8C20xx6 devices

■ In-system Serial Programming (ISSP) protocol for 20xx6 – AN2026C

Host Sourced Serial Programming for 20xx6 devices – AN59389