

Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are analyzared to


### Details

·XF

Details	
Product Status	Obsolete
Applications	Capacitive Sensing
Core Processor	M8C
Program Memory Type	FLASH (8kB)
Controller Series	CY8C20xx6
RAM Size	1K x 8
Interface	I <sup>2</sup> C, SPI
Number of I/O	20
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20336h-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# PSoC<sup>®</sup> Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low-cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The core
- CapSense analog system
- System resources (including a full-speed USB port).

A common, versatile bus allows connection between the I/O and the analog system.

Each CY8C20336H/446H PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 28 GPIOs are also included. The GPIOs provide access to the MCU and analog mux.

### **PSoC Core**


The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.

### CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1-V or 1.2-V analog reference, which together support capacitive sensing of up to 28 inputs<sup>[2]</sup>. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

### SmartSense™

SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easyto-use and provides a robust noise immunity. It is the only autotuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.



### Figure 1. CapSense System Block Diagram

### Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.


Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

### Haptics TS2000 Controller

The CY8C20336H/CY8C20446H family of devices feature an easy-to-use Haptics controller resource with up to 14 different effects. These effects are available for use with three different, selectable ERM modules.

#### Note 2. 36 GPIOs = 33 pins for capacitive sensing + 2 pins for $I^2C$ + 1 pin for modulator capacitor.





# **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

### **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



# **Pinouts**


The CY8C20336H/CY8C20446H PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, V<sub>SS</sub>, V<sub>DD</sub>, and XRES are not capable of digital I/O.

### 24-Pin QFN

### Table 1. Pin Definitions - CY8C20336H <sup>[3, 4]</sup>

Pin	Ту	pe	Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[5]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8			NC	No connection
9	Po	wer	Vss	Ground connection
10	IOHR	I	P1[0]	ISSP DATA <sup>[5]</sup> , I <sup>2</sup> C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	In	put	XRES	Active high external reset with internal pull down
15	I/O	-	P2[0]	
16	IOH	Ι	P0[0]	
17	IOH	Ι	P0[2]	
18	IOH	-	P0[4]	
19	IOH	Ι	P0[6]	
20	Po	wer	$V_{DD}$	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH		P0[1]	Integrating input
CP	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground

# Figure 2. CY8C20336H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the l<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).




# 32-Pin QFN

## Table 2. Pin Definitions - CY8C20446H PSoC Device [6, 7]

Pin	Τv	/pe		
No.	Digital	Analog	Name	Description
1	IOH		P0[1]	Integrating input
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
9	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK <sup>[8]</sup> , I <sup>2</sup> C SCL, SPI MOSI.
12	Po	wer	Vss	Ground connection.
13	IOHR	I	P1[0]	ISSP DATA <sup>[8]</sup> , I <sup>2</sup> C SDA., SPI CLK
14	IOHR	I	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P2[0]	
21	I/O	I	P2[2]	
22	I/O	I	P2[4]	
23	I/O	I	P2[6]	
24	IOH	Ι	P0[0]	
25	IOH	I	P0[2]	
26	IOH	I	P0[4]	
27	IOH	Ι	P0[6]	
28	Po	wer	$V_{DD}$	Supply voltage
29	IOH	I	P0[7]	
30	IOH	Ι	P0[5]	
31	IOH	I	P0[3]	Integrating input
32	Po	wer	V <sub>SS</sub>	Ground connection
СР	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground

### Figure 3. CY8C20446H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.


#### Notes

- Buring power-up or reset event, device P1[1] and P1[0] may disturb the l<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x36H/46H PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.



## Figure 5. Voltage versus CPU Frequency

# **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.


### Table 4. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	°C
V <sub>DD</sub>	Supply voltage relative to V <sub>SS</sub>		-0.5	Ι	+6.0	V
V <sub>IO</sub>	DC input voltage		$V_{\rm SS} - 0.5$	Ι	V <sub>DD</sub> + 0.5	V
V <sub>IOZ</sub>	DC voltage applied to tristate		V <sub>SS</sub> –0.5	Ι	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin		-25	Ι	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	-	-	V
LU	Latch up current	In accordance with JESD78 standard	_	-	200	mA

### **Operating Temperature**

### Table 5. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature		-40	_	+85	°C
Т <sub>С</sub>	Commercial temperature range		0	-	70	°C
TJ		The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 28. The user must limit the power consumption to comply with this requirement.	-40	_	+100	°C





# **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 6. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> <sup>[13]</sup>	Supply voltage	Refer the table DC POR and LVD Specifications on page 17	1.71	-	5.50	V
I <sub>DD24</sub>	Supply current, IMO = 24 MHz	Conditions are V <sub>DD</sub> $\leq$ 3.0 V, T <sub>A</sub> = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I <sub>DD12</sub>	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A = 25$ °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	_	1.86	2.60	mA
I <sub>DD6</sub>	Supply current, IMO = 6 MHz	Conditions are V <sub>DD</sub> $\leq$ 3.0 V, T <sub>A</sub> = 25 °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	_	1.13	1.80	mA
I <sub>SB0</sub>	Deep sleep current	$V_{DD}\!\le\!3.0$ V, $T_A$ = 25 °C, I/O regulator turned off	-	0.10	0.50	μA
I <sub>SB1</sub>	Standby current with POR, LVD, and sleep timer	$V_{DD}{\leq}3.0$ V, $T_A$ = 25 °C, I/O regulator turned off	_	1.07	1.50	μA

Note

13. When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter.



# Table 8. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.40	-	-	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> < 10 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V
V <sub>OH5A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	$I_{OH}$ < 10 $\mu$ A, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	-	_	V
V <sub>OL</sub>	Low output voltage	$I_{OL}$ = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V <sub>IL</sub>	Input low voltage		-	_	0.72	V
V <sub>IH</sub>	Input high voltage		1.40	-	_	V
V <sub>H</sub>	Input hysteresis voltage		_	80	-	mV
IIL	Input leakage (absolute value)		_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

### Table 9. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH}$ = 10 µA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	-	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	-	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
V <sub>IL</sub>	Input low voltage		-	-	$0.30 \times V_{DD}$	V
V <sub>IH</sub>	Input high voltage		$0.65 \times V_{DD}$	_	-	V



## Table 9. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>H</sub>	Input hysteresis voltage		-	80	-	mV
IIL	Input leakage (absolute value)		_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

## Table 10.DC Characteristics – USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	900	-	1575	Ω
Rusba	USB D+ pull-up resistance	While receiving traffic	1425	-	3090	Ω
Vohusb	Static output high		2.8	_	3.6	V
Volusb	Static output low		-	-	0.3	V
Vdi	Differential input sensitivity		0.2	-	-	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single-ended receiver threshold		0.8	-	2.0	V
Cin	Transceiver capacitance		-	-	50	pF
lio	High-Z state data line leakage	On D+ or D- line	-10	-	+10	μA
Rps2	PS/2 pull-up resistance		3000	5000	7000	Ω
Rext	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

### **DC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 11. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
R <sub>SW</sub>	Switch resistance to common analog bus		_	-	800	Ω
R <sub>GND</sub>	Resistance of initialization switch to $V_{\mbox{SS}}$		_	-	800	Ω

The maximum pin voltage for measuring  $R_{SW}$  and  $R_{GND}$  is 1.8 V

### **DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 12. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>LPC</sub>	Low power comparator (LPC) common mode	Maximum voltage limited to V <sub>DD</sub>	0.0	-	1.8	V
I <sub>LPC</sub>	LPC supply current		-	10	40	μA
V <sub>OSLPC</sub>	LPC voltage offset		-	2.5	30	mV



# **DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 15. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer		1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer	during startup, reset from the XRES pin, or reset from watchdog.	-	2.36	2.41	
V <sub>POR2</sub>	2.60 V selected in PSoC Designer	reset nom waterledg.	-	2.60	2.66	
V <sub>POR3</sub>	2.82 V selected in PSoC Designer		-	2.82	2.95	
V <sub>LVD0</sub>	2.45 V selected in PSoC Designer		2.40	2.45	2.51	V
V <sub>LVD1</sub>	2.71 V selected in PSoC Designer		2.64 <sup>[14]</sup>	2.71	2.78	
V <sub>LVD2</sub>	2.92 V selected in PSoC Designer		2.85 <sup>[15]</sup>	2.92	2.99	
V <sub>LVD3</sub>	3.02 V selected in PSoC Designer		2.95 <sup>[16]</sup>	3.02	3.09	
V <sub>LVD4</sub>	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
V <sub>LVD5</sub>	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
V <sub>LVD6</sub>	1.80 V selected in PSoC Designer		1.75 <sup>[17]</sup>	1.80	1.84	
V <sub>LVD7</sub>	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

### **DC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 16. DC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Vdd <sub>IWRITE</sub>	Supply voltage for flash write operations		1.71	-	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify		_	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See the appropriate DC General Purpose I/O Specifications on page 13	-	-	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on pages 15 or 16	V <sub>IH</sub>	_	-	V
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify		_	-	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on page 16. For $V_{DD} > 3 V$ use $V_{OH4}$ in Table 5 on page 11.	V <sub>OH</sub>	_	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	-	-	-
Flash <sub>DR</sub>	Flash data retention	Following maximum flash write cycles; ambient temperature of 55 °C	10	20	_	Years

#### Notes

- 14. Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply. 15. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply. 16. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply. 17. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.



# **AC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 17. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>IMO24</sub>	IMO frequency at 24-MHz setting		22.8	24	25.2	MHz
F <sub>IMO12</sub>	IMO frequency at 12-MHz setting		11.4	12	12.6	MHz
F <sub>IMO6</sub>	IMO frequency at 6-MHz setting		5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU frequency		0.75	-	25.20	MHz
F <sub>32K1</sub>	ILO frequency		19	32	50	kHz
F <sub>32K_U</sub>	ILO untrimmed frequency		13	32	82	kHz
DC <sub>IMO</sub>	Duty cycle of IMO		40	50	60	%
DC <sub>ILO</sub>	ILO duty cycle		40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate	V <sub>DD</sub> slew rate during power-up	-	-	250	V/ms
T <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	-	-	ms
T <sub>XRST2</sub>	External reset pulse width after power-up <sup>[18]</sup>	Applies after part has booted	10	_	_	μS



### Table 19.AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>DRATE</sub>	Full-speed data rate	Average bit rate	12 – 0.25%	12	12 + 0.25%	MHz
T <sub>JR1</sub>	Receiver jitter tolerance	To next transition	-18.5	-	18.5	ns
T <sub>JR2</sub>	Receiver jitter tolerance	To pair transition	-9	-	9	ns
T <sub>DJ1</sub>	FS driver jitter	To next transition	-3.5	-	3.5	ns
T <sub>DJ2</sub>	FS driver jitter	To pair transition	-4.0	-	4.0	ns
T <sub>FDEOP</sub>	Source jitter for differential transition	To SE0 transition	-2	-	5	ns
T <sub>FEOPT</sub>	Source SE0 interval of EOP		160	-	175	ns
T <sub>FEOPR</sub>	Receiver SE0 interval of EOP		82	-		ns
T <sub>FST</sub>	Width of SE0 interval during differential transition		-	_	14	ns

### Table 20. AC Characteristics – USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>FR</sub>	Transition rise time	50 pF	4	-	20	ns
T <sub>FF</sub>	Transition fall time	50 pF	4	-	20	ns
T <sub>FRFM</sub> <sup>[19]</sup>	Rise/fall time matching		90	-	111	%
Vcrs	Output signal crossover voltage		1.30	-	2.00	V

### **AC Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 21. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Мах	Units
T <sub>LPC</sub>		50 mV overdrive does not include offset voltage.	-	_	100	ns

### AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 22. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency (external oscillator frequency)		0.75	-	25.20	MHz
	High period		20.60	-	5300	ns
	Low period		20.60	-	-	ns
	Power-up IMO to switch		150	_	_	μS

Note

 T<sub>FRFM</sub> is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3 V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15 V.



# **AC Programming Specifications**

Figure 7. AC Waveform

The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.


## Table 23. AC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>RSCLK</sub>	Rise time of SCLK		1	_	20	ns
T <sub>FSCLK</sub>	Fall time of SCLK		1	-	20	ns
T <sub>SSCLK</sub>	Data Setup time to falling edge of SCLK		40	-	-	ns
T <sub>HSCLK</sub>	Data Hold time from falling edge of SCLK		40	-	-	ns
F <sub>SCLK</sub>	Frequency of SCLK		0	-	8	MHz
T <sub>ERASEB</sub>	Flash erase time (Block)		-	-	18	ms
T <sub>WRITE</sub>	Flash block write time		-	-	25	ms
T <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	$3.6 < V_{DD}$	-	-	60	ns
T <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	-	-	85	ns
T <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	-	130	ns
T <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	-	μS
T <sub>XRES</sub>	XRES Pulse Length		300	_	_	μS
T <sub>VDDWAIT</sub>	V <sub>DD</sub> stable to wait-and-poll hold off		0.1	-	1	ms
T <sub>VDDXRES</sub>	V <sub>DD</sub> stable to XRES assertion delay		14.27	-	-	ms
T <sub>POLL</sub>	SDATA high pulse time		0.01	_	200	ms
T <sub>ACQ</sub>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.		3.20	-	19.60	ms
T <sub>XRESINI</sub>	"Key window" time after an XRES event, based on eight ILO clocks		98	-	615	μS





### Figure 10. SPI Master Mode 1 and 3



# Table 26. SPI Slave AC Specifications


Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	-	-	-	4	MHz
T <sub>LOW</sub>	SCLK low time	-	42	-	-	ns
T <sub>HIGH</sub>	SCLK high time	-	42	-	-	ns
T <sub>SETUP</sub>	MOSI to SCLK setup time	-	30	-	-	ns
T <sub>HOLD</sub>	SCLK to MOSI hold time	-	50	-	-	ns
T <sub>SS_MISO</sub>	SS high to MISO valid	-	-	-	153	ns
T <sub>SCLK_MISO</sub>	SCLK to MISO valid	-	-	-	125	ns
T <sub>SS_HIGH</sub>	SS high time	-	50	-	-	ns
T <sub>SS_CLK</sub>	Time from SS low to first SCLK	-	2/SCLK	-	-	ns
T <sub>CLK_SS</sub>	Time from last SCLK to SS high	-	2/SCLK	_	_	ns



# **Packaging Information**

This section illustrates the packaging specifications for the CY8C20336H/CY8C20446H PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.



# Figure 13. 24-Pin (4 × 4 × 0.55 mm) QFN

<u>NOTES</u> :

- 1. 💥 HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT : 29  $\pm$  3 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*E



BOTTOM VIEW





Figure 14. 32-Pin (5 × 5 × 0.55 mm) QFN

4. DIMENSIONS ARE IN MILLIMETERS

TOP VIEW

Figure 15. 48-Pin (7 × 7 × 1.0 mm) QFN SIDE VIEW



NOTES:

- 1. 🐼 HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220

3. PACKAGE WEIGHT: 13  $\pm$  1 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*G

### **Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.